

Figure S1 Tapping-mode atomic force microscopy (AFM) image of the silicon substrate covered by the SAM. The layer is very smooth and pinhole free across large areas. **Inset** Zoom. The scale bar here is 20 nm, and the colour scale ranges from 0 to 0.5 nm.




Figure S2 Comparison of the interface state density of gate insulator materials with different dielectric constants. The interface state density N was calculated from the subthreshold swing S at room temperature and the capacitance per unit area C of the gate dielectric by the formula $N = (\log(e)*q*S/k_B T - 1)*C/q$ with q as the electron charge, k_B Boltzmann's constant and T as the temperature. The color scale indicates the respective year of the publication. It can be clearly observed that for materials of lower dielectric constant the interface state density is also lower. Furthermore a trend towards a lower interface state density over the years due to higher quality dielectrics is visible.

1.-3. S.J. Wind, et. al Appl. Phys. Lett. 80, 3817-3819 (2002); **4.-5.** F. Nihey, et. al Jpn. J. Appl. Phys. 41, L1049-L1051 (2002); **6.-7.** J. Appenzeller, et. Al Phys. Rev. Lett. 89, 126801 (2002); **8.-10.** A. Javey, et. al Nature Mat 1, 241-246 (2002) **11.** W. Kim, et. al Nano Lett. 3, 193-198 (2003); **12.** A. Javey, et. al Nature 424, 654-657 (2003); **13.** A. Javey, Nano Lett. 4, 1319-1322 (2004); **14.-15.** A. Javey, et. al Nano

Lett. 4, 447-450 (2004); **16.** A. Javey, Phys. Rev. Lett. 92, 106804 (2004); **17.** A. Javey, et. al Proc. Nat. Acad. Sci 101, 13408-13410 (2004); **18.** T. Dürkop, Nano Lett. 4, 35-39 (2004); **19.-20.** A. Javey, et. al NanoLett 5, 345-348 (2005); **21.** W. Kim, et. al Appl. Phys. Lett. 87, 173101 (2005); **22.-23.** J. Chen, et. al Appl. Phys. Lett. 86, 123108 (2005); **24.-25.** X. Liu, et. al Nano Lett. 6, 34-39 (2005); **26.-27.** M.H. Yang, et. al Appl. Phys. Lett. 88, 113507 (2005); **28.** Y. Lu, et. al J. Am. Chem. Soc. 128, 3518-3519 (2006); **29.** this work




Figure S3 Transfer curve of two devices: In red a SWCNT FET with a 200 nm SiO_2 dielectric. In blue a SWCNT FET with a 100 nm SiO_2 and a SAM on top. The hysteresis in this case is only 12% of the gate voltage window (determined by the difference between the minimum and maximum gate voltage) at a gate voltage sweep rate of 0.38 V/s ($3.8 \times 10^4\text{ V/cm s}$).