# A MULTIPROCESSOR FOR THE FINITE DIFFERENCE SOLUTION OF FIELD EQUATIONS 

by

JOHN HOLME

A THESIS SUBMITTED FOR THE DEGREE OF DOCTOR OF PHILOSOPHY OF THE UNIVERSITY OF LEICESTER

All rights reserved

## INFORMATION TO ALL USERS

The quality of this reproduction is dependent upon the quality of the copy submitted.
In the unlikely event that the author did not send a complete manuscript and there are missing pages, these will be noted. Also, if material had to be removed, a note will indicate the deletion.


UMI U005166
Published by ProQuest LLC 2015. Copyright in the Dissertation held by the Author. Microform Edition © ProQuest LLC. All rights reserved. This work is protected against unauthorized copying under Title 17, United States Code.


ProQuest LLC
789 East Eisenhower Parkway
P.O. Box 1346

Ann Arbor, MI 48106-1346

# A MULTIPROCESSOR FOR THE FINITE DIFFERENCE SOLUTION OF FIELD EQUATIONS 

JOHN HOLME

SEPTEMBER 1987

```
FOR OUR DAVE
```


## ACKNOWLEDGEMENTS

Professor MacLellan, Head of the Department of Engineering at Leicester University, for allowing my research to take place.

Dr. A.C. Baxter my supervisor for his help during the project and the constructive critisism he has offered in the production of this thesis.

My family, to whom mere words cannot express the debt I owe them, and the thanks that they are due for the support and help they offered when I needed it the most.

Dr. E.M. Warrington a friend who has sacrificed much of his own time to help me on many occassions during this work.

Mr. Philip Brown and Dr. Dimitrious Papadakos for providing me with the graphics routines which enable my results to be displayed.

Dr. E.C. Thomas both for advise and the many useful discussions on the basic principals of my work and help in the preparation of the programs on microfiche.

Mr. Stephen Rowlinson in the University library for his help in locating articles and information.

Messrs A. Brown, C. Cleg and T. Manchester the always helpful technicians of R-Block.

A special mention for Miss Harumi Takahashi, now Mrs Holme, for making my life complete and providing spiritual contentment.

## CONTENTS

page no.
CHAPTER 1 Introduction
1.0 BACKGROUND ..... 1
2.0 A PARALLEL SYSTEM ..... 2
3.0 THE PARALLEL WORLD ..... 3
4.0 ARCHITECTURE TYPES ..... 5
4.1 SIMD ARCHITECTURES ..... 7
4.2 MIMD ARCHITECTURES ..... 8
5.0 METHODS OF INTERCONNECTION ..... 11
6.0 ADVANTAGES OF A MULTIPROCESSOR SYSTEM ..... 12
6.1 Performance/cost ratio ..... 12
6.2 Reliability and fault tolerance ..... 13
6.2.1 Fault tolerant machines ..... 13
6.2.2 'Graceful degradation' ..... 14
6.3 Modular nature and ease of expansion ..... 14
7.0 DISADVANTAGES OF MULTIPROCESSOR SYSTEMS ..... 14
CHAPTER 2 Objectives
1.0 A DESCRIPTION OF A FIELD EQUATION ..... 16
2.0 A PARALLEL SOLUTION OF FIELD EQUATIONS BY FINITE DIFFERENCE TECHNIQUES ..... 17
3.0 OBJECTIVES ..... 18
4.0 THE CHOICE OF ARCHITECTURE ..... 19
5.0 THE POTENTIAL SPEEDUP OF THE SYSTEM ..... 22
5.1 The way data are stored ..... 22
5.2 The number of nodes and the number of neighbours of a processing element ..... 23
5.3 Global communication ..... 24
5.4 Potential speedup ..... 25
6.0 THE EXPECTED PERFORMANCE ..... 26
7.0 SUMMARY ..... 26
CHAPTER 3 Hardware
1.0 INTRODUCTION ..... 28
2.0 THE PROCESSING ELEMENT ARRAY ..... 28
2.1 Processor and clock ..... 31
2.2 Local memory ..... 31
2.3 Decoding ..... 32
2.4 Interrupt mechanism ..... 32
2.5 Shared memory ..... 33
2.6 Contention circuitry ..... 332.6.1 Access of shared memory not in useby, but owned by, another processor ................. 35
2.6.2 Access of shared memory by a processing element while it is already being accessed by another processing element ..... 36
2.6.3 Simultaneous access of the shared memory by two processing elements ..... 36
2.7 Self monitor function ..... 36
3.0 THE INTERFACE BOARD ..... 37
3.1 Realisation and implementation of the functions of the interface board ..... 38
4.0 THE STATUS MONITOR BOARD ..... 40
CHAPTER 4 Software
1.0 INTRODUCTION ..... 41
2.0 THE PROGRAMMING LANGUAGE (PL9) ..... 41
3.0 BENCH MARK SOFTWARE FOR SPEEDUP FIGURES AND COMPARISON WITH OTHER MACHINES ..... 42
3.1 Laplace's equation ..... 42
3.2 Implementation of a Laplace solver on a multiprocessor ..... 44
3.3 Programming points ..... 47
3.4 Laplace programs used on the multiprocessor system ..... 48
4.0 THE SYSTEM SOFTWARE ..... 48
4.1 Packet switching within the multiprocessor system ..... 48
4.2 The mapping of data packets in pigeon holes in shared memory ..... 52
4.3 The synchronize instruction ..... 53
4.4 THE MULTIPROCESSOR OPERATING SYSTEM ..... 54
4.4.1 The interrupt procedure ..... 54
4.4.2 Functions of the multiprocessor operating system ..... 55
4.5 THE OVERSEER ..... 57
4.5.1 Introduction ..... 57
4.5.2 Available options on the overseer ..... 59
CHAPTER 5 Results
1.0 INTRODUCTION ..... 64
2.0 PROCESSING ARRAY DATA TESTS ..... 64
2.1 Initial results ..... 65
2.2 Validation of the method used to obtain speedup figures ..... 71
2.3 Optimized results ..... 72
2.4 Comparison with independent computer based on the same processor ..... 74
3.0 PROBLEM CONVERGENCE TESTS ..... 76
3.1 Speedups based on problem solution times with reference to a component processing element of the multiprocessor array ..... 77
3.2 Problem convergence of the multiprocessor system compared with an independent system ..... 80
4.0 RELATIVE PERFORMANCE OF THE MULTIPROCESSOR ARRAY ..... 81
CHAPTER 6 Discussion
1.0 BACKGROUND ..... 84
2.0 THE PROCESSING ARRAY TESTS ..... 85
2.1 Initial results ..... 85
2.2 Final results ..... 91
3.0 SYSTEM MODEL ..... 92
4.0 THE CONVERGENCE TESTS ..... 95
5.0 COMPARISON WITH OTHER SYSTEMS ..... 98
5.1 Performance on the bench mark problem ..... 98
5.2 Performance/costs of the systems ..... 99
5.3 Possible competition to a multiprocessor system ..... 100
6.0 A MORE GENERAL SYSTEM ..... 101
6.1 Alternative architectures offered by the processing elements of the multiprocessor ..... 101
7.0 FUTURE WORK
7.1 Further optimization of the 16 PE array ..... 101
7.2 A 2 MHz version ..... 102
7.3 System redesign ..... 102
7.4 More powerful processors ..... 103

## CHAPTER 7

```
CONCLUSIONS105
```


## APPENDICES

APPENDIX A SHARED MEMORY CONNECTORS OF A PROCESSING ELEMENT
APPENDIX B THE PROCESSING ELEMENT:
(a) CIRCUIT DIAGRAMS
(b) COMPONENT LISTING
(c) COMPONENT POSITIONS.

APPENDIX C THE INTERFACE BOARD:
(a) CIRCUIT DIAGRAMS
(b) CONNECTORS
(c) COMPONENT LISTING
(d) COMPONENT POSITIONS.

APPENDIX D THE STATUS MONITOR BOARD:
(a) CIRCUIT DIAGRAMS
(b) CONNECTOR
(c) COMPONENT LISTING
(d) COMPONENT POSITIONS.

APPENDIX E VERIFICATION OF THE TIME TO SOLUTION FOR THE 16 PROCESSING ELEMENT CASE
APPENDIX F PROCESSING TESTS ON THE MULTIPROCESSOR RUNNING THE OPTIMIZED PROGRAM
APPENDIX G PROCESSING TESTS ON THE INDEPENDENT SYSTEM
APPENDIX H PROBLEM CONVERGENCE TESTS ON THE MULTIPROCESSOR
APPENDIX I PROBLEM CONVERGENCE TESTS FOR THE INDEPENDENT SYSTEM
APPENDIX J OLIVETTI M24 PERFORMANCE
APPENDIX K TABULATED SPEEDUPS OF THE SYSTEM SPEEDUP MODEL

## REFERENCES

PROGRAM LISTINGS
PROGRAM LISTING 1: LAPLACE ON AN OLIVETTI M24
PROGRAM LISTING 2: LAPLACE ON THE MICROBOX II
PROGRAM LISTING 3: LAPLACE ON THE MULTIPROCESSOR
PROGRAM LISTING 4: OPTIMISED 'GET ADDRESS' PROCEDURE
PROGRAM LISTING 5: LAPLACE FOR THE CONVERGENCE TESTS

## MICROFICHE LISTINGS

(Contained in the envelope in the binding of the thesis)
LISTING 1: "PROBABILITY MODEL"
LISTING 2: "LAPLACE"
LISTING 3: "SYSTEM MODEL"

CHAPTER 1

## CHAPTER 1

## INTRODUCTION

### 1.0 BACKGROUND

The solution of problems governed by field equations is one of the more important areas of scientific computation that is currently limited by the performance of present day computers. Examples of this type of problem include the prediction of the weather, analysis of stress fields in large structures and propagation of electromagnetic radiation. Even the performance of the most powerful computers of the present day, the so called supercomputers, are heavily taxed by the many computational tasks involved in the solution of field equations (Fagan [36] and Fortune [39]). These include the Cray XMP and Cray-2, manufactured by Cray Research Inc., the Cyber 205, manufactured by Control Data Corporation, the Fujisu VP, manufactured by Fujisu Ltd., the Hitachi $S A-810 / 20$, manufactured by Hitachi, and the NEC SX, manufactured by NEC Inc. ${ }^{1}$.

Until recently the state of the art in the computing world has been dominated by the architecture and performance of supercomputers, which are constantly being improved (Perrenod [65]). The supercomputers of the 1960's, like the CDC 6600, were prototypes of what are now called RISC (Reduced Instruction Set Computing) machines, which operate with a much simplified instruction set enabling operationsto be speeded up. Present day examples of machines architectured in this way may be found by reference to

1 Further information on the use, performance and architectures of these machines may be found by reference to Russel [71], Watanabe [87], Carruthers [20] and Mendez [62].

Circhanowski [22], Furber and Wilson [42], Hennessy [45] and Brain [17]. RISC machines are becoming popular now with the class of so-called mini-supercomputers, machines that perform and cost an order of magnitude less than the bigger computers. In the future it is possible that recently developed parallel systems may dictate the state of the art machines.

### 2.0 A PARALLEL FUIURE

In recent years there has been $a$ continuous and rapid development in semiconductor technology in the field of large scale integrated circuits (see Barron [9]). In this respect the processing power of microprocessors has been consistently increased to the point of equalling, and even exceeding, that of much more expensive traditional minicomputers. Placing these processors in some type of parallel architecture could make supercomputer performance levels available, at a cost potentially much less than that of a conventional system.

The technology is now available to form powerful parallel processing building blocks. New VLSI chip making techniques such as triple diffusion fabrication (the so called $3 D$ chips), coupled with computer-aided design, offer the possibility of placing multiple processing elements on a single chip. The MA717 produced by GEC Hirst Research Centre, which introduces parallelism at the bit level, is based on a gated array of full-adders for a number of important arithmetic and signal processing functions (other examples may be seen in Ahmed [3], Dew [32], Kung [53] and Mead and Conway [61]).

Devices such as the Inmos "Transputer" based on VLSI are capable of very high speed calculation, concurrency and the ability to communicate with
other transputers. The Inmos transputer is an example of a specialized VLSI RISC chip, designed with the aim of being linked with other units of the same kind to facilitate parallel processing. The Transputer and its associated programming language OCCAM have been the subject of many articles in recent time ${ }^{2}$, all of which indicate that the Transputer will fulfil the essential requirements of a parallel processing element. With a purpose built architecture for an application it is possible that VLSI parallel devices will have a great impact in the multiprocessing world and possibly lead to the predicted "desk top CRAY".

Recent work in the field of superconducting chips (a summary of which can be found in Fagan [36]) is expected to yield a chip which will superconduct at room temperature. The potential increase in the processing power of conventional architectures incorporating these chips is vast, but the potential of a parallel machine comprised of such chips is unimaginable.

### 3.0 THE PARALLEL WORLD

In 1981 Japan announced her programme of research into parallel processing, dubbed the "fifth generation" of computers, although other countries were engaged in similar research. Parallel systems are currently an active research topic, recent work includes that of Bhuyan and Algrawal [14], Bowra and Torng [16], Colon et. al. [24], Dettmer [29], Dew [31], Dew [32],

2 Transputer hardware and applications may be referenced through Brain [17], Brain [18], Coles [23], Jessope [50], Petre [6], Mattos [60] and Taylor [84].

Reference to OCCAM may be found in Curry [26], Dettmer [30], Fay [37] and Hoare [48].

Fuller et. al. [40], Hillis [46], Purcell [67], Ostland et .al. [64], Leiserson [57], Searle and Freberg [73], Snyder [80], Speitz [81] and Taylor [84] which are not referenced elsewhere; other examples may be found in the text to follow.

Networked computer systems are common place and the practise of attaching a second processor in most home microcmputers is increasing in popularity. Several other types of parallel systems, referenced above, have reached the prototype stage or beyond, these include the Carnegie multimicroprocessor (Wulf and Bell [96]), the Minerva Multiprocessor (Widdows [91]) and the Heidleburg POLYP (Manner [59]). In the supercomputer league, a multiple ransputer system is commercially available with ransputer elements in the form of plug in modules, while Christ and Terrano [21] are claiming supercomputer performance using standard (but powerful) processors in an MIMD architecture (described later).

In Britain the Science and Engineering Research Council (SERC) funded a special research programme on Distributed Computing Systems (DCS), which ended in December 1984. During period of the SERC DCS programe (further details of which may be found in SERC [77] and SERC [78]) a great deal of was given to the problem of programming parallel machines and parallel algorithms. Work in Britain focused mainly on "associative programming"(see Lauer and Hemishere [56]), where problems reduced to arithmetic expressions form the basis of a programming language (Abramsky [1] and Abu-Surfad [2]).

A team at Manchester has built a prototype (MIMD) ring-structured data-flow machine which may have a much wider range of applications than vector or array processors. Imperial College is developing a parallel computer based on applicative languages in an attempt to match the architecture to the needs of the data. Fault tolerant systems are being investigated in broad
programs of research into the design of distributed systems at Newcastle University which can operate satisfactorily despite suffering from problems. Barlow and Evans [7] also produced multiprocessor hardware and Grimsdale et. al. [43] proposed $\boldsymbol{A}^{\text {multiprocessor }}$ architecture for real-time applications.

The same period saw the introduction of specialized parallel processing programming languages such as ADA and OCCAM. ADA was introduced as a concurrent language designed for the writing of operating systems, whereas OCCAM is by design the optimum programming language of the Inmos Transputer.

### 4.0 ARCHITECTURE TYPES

In 1972 Flynn [38] categorised the various types of parallel architecture in an attempt to obtain a macroscopic viewpoint of available computer structures. Flynn's stratification uses the concept of a stream which can simply be defined as being a continuum of data or instructions depending on the context in which 'stream' is being used. These categories have since been used in numerous surveys of computer architectures, the most prolific being Baer [5], Barlow and Evans [6], Bolognin et. al. [15], Haynes et. al. [44], Kuck [52], Reyling [69], Seigel et. al. [72], Seitz [74], Stone [83] and Weissberger [89]. Flynn's main categories of parallel machine are:
(1) Single-Instruction Stream Single-Data stream (SISD) This is the Von Neuman architecture employed by the majority of computers in use today, the architecture of which can be seen in figure 1.1;
(2) Single-Instruction Stream Multiple-Data stream (SIMD) This section may be further sub-divided and are described later.
(3) Multiple-Instruction Stream Single Data stream (MISD) A structure which has a very restricted and specialised use, where actions within an instruction cycle may be overlapped with different actions of consecutive cycles to achieve a higher rate of instruction execution (an example of which is a CYBER 205).
(4) Multiple-Instruction Stream Multiple-Data stream (MIMD) Various types of MIMD architectures exist in this category, these are described later.

Of these types of architecture, it is the SIMD and MIMD type of systems which are showing the most promise in the parallel processing world. These classes of machine, and the subcategories into which they may be split, are now described further ${ }^{3}$.

[^0]

FIGURE 1.1
VON NEUMAN ARCHITECTURE
FIGURE 1.2 ARRAY PROCESSOR


FIGURE 1.4
GENERAL STRUCTURE OF AN ASSOCIATIVE PROCESSOR

FIGURE 1.3
GENERAL STRUCTURE OF SIMD PROCESSORS


FIGURE 1.5 RING STRUCTURE


FIGURE 1.6
COMPLETELY INTERCONNECTED STRUCTURE

### 4.1 SIMD ARCHITECTURES

The SIMD architecture has also been called a "parallel processor" because the same instruction is carried out simultaneously by a vector of processors on a vector of data. Yau [97] provides a comprehensive and detailed look at the architectures of this section, which may be sub-divided as follows:

Array processors
Are currently the most efficient form of SIMD architectures from the point of view of performance/cost ratio. The array processor shown in figure 1.2 is essentially a two-dimensional array processor. Such add on units are available for standard machines such as Digital Equipment Corporation VAX computer systems to increase performance. Vector processors also exist, capable of dealing with an $n \times n$ vector of data simultaneously. The ILLIAC IV was an early example of a vector processor, further details of which may be found in Barnes et. al. [8]. The ICL Distributed Array Processor (DAP) discussed in the work of Ducksbery [34] and the CLIP machine proposed by University College London (Shaw et. al. [82]) are finding applications in the world of image processing, where the bit level processing of the system ideally suits the digitized image. A large array consisting of 65536 processors in this type of architecture, has been built, and is described in Hillis [46].

Pipeline processors
May be considered as a temporal-mulitplexed version of an array processor. Figure 1.3 shows a general SIMD architecture. A certain number of executive functional units are arranged in an assembly line. Each unit accepts new data every $\delta t$, thus if there are n units the execution of a process takes ndt units of time. However, there are $n$ processes active at any time, each one residing in one
of $n$ stages through which the evolution of the process passes, hence ( $\mathrm{n}+\mathrm{k}-1$ ) $\delta \mathrm{t}$ units of time are required to complete k processes ( serial execution for comparison would take nk n t units of time). The technique is fundamental to the operation of ${ }_{\wedge}^{a}$ systolic array processor (described in Kung [54] and Kung [55]), and is also displayed in interleaved memory systems (Burnett and Coffman [19]). It can be seen that pipelining is a very useful tool in the parallel processing trade and is employed as a fundamental aspect of supercomputer operation which incorporate mulitiple pipelines along with other techniques.

Associative processors Are a type of array processor in which the data elements are not directly addressed. Figure 1.4 shows a typical (but simplified) associative architecture. Processors are activated when a certain relationship, between the contents of a register which is loaded by the control unit and the data contained in the associative registers is satisfied. In general, an associative processor is categorised by the possibility of accessing data through part of it's contents, making it an ideal choice for database application. Other examples of this type of architecture are the Parallel Enseble Processing Engine (PEPE) and STARAN. The PEPE architecture is described in Yau [97], while the architecture and use of STARAN can be found in Batcher [11], Batcher [12], Rudolf [70] and Davis [27].

### 4.2 MIMD ARCHITECIURES

In this type of system, parallelism of functions is achieved through the execution of independent tasks simultaneously. Efficiency of the system may depend mainly on synchronization between processes and distribution of tasks to the processors. Speitz [81] used communication between processors to measure how loosely or' closely coupled a system may be. In general
further classification of MIMD architectures may be achieved by analysis of the ease of which communication between processors takes place. Speitz's classification was based on the coupling between processors, the more closely coupled a system the more it resembles a multiprocessor network in which each processor is in communication with all others in the network. Examples of MIMD systems follow:

Ring structures These normally exhibit unidirectional flow of messages and low fault tolerance, figure 1.5 shows the ring structure. The Distributed Computing System (DCS) at the University of California uses switches as well as multimessage sends to increase fault tolerance. One of the best known ring structures in this country is the Cambridge ring of linked computers, a second example would include the IBM attached processsor localized support system where up to four System/360 or /370 computers may be linked by Input/Output channel couplers.

Completely interconnected structures These need a communication system of some kind which normally consists of serial links between processors. Serial links are used in preference to bus connections to reduce the number of wires and hence reduce the apparent system complexity, an example may be seen in figure 1.6.

Shared Memory Structure This is a common technique in which communication between processors is achieved by links through a common storage medium (see figure 1.7). Here the common storage is used merely a communication mechanism, rather than fulfilling its usual role as data memory. Performance in such systems increases more slowly with added processors, although there are no obvious bottlenecks in the communication mechanism.


FIGURE 1.7
SHARED MEMORY STRUCTURE


FIGURE 1.8
global bus structure


FIGURE 1.9 STAR STRUCTURE


FIGURE 1.10

RING STRUCTURE WITH SWITCH


FIGURE 1.12
REGULAR NETWORK STRUCTURE

Global bus structures These are shared bus networks, an example may be seen in figure 1.8, these were widely used in the aerospace industry (1977), see Enslow [35]. With only one bus between $n$ processors, if large amounts of communication need to take place, the bus becomes even more of a potential bottleneck than in a typical SISD Von Neuman architecture.

Indirectly connected structures There exists a structure for communication of messages known as a 'switch' which makes a processor independent of the physical architecture, one of the best interpretations of a switch may be obtained from Haynes et al. [44]. A switch is also able to protect processing elements from possible harmful external effects and reroute communications if faults are detected. This section can again be divided:

Star Structure - This has a switch in the mid point of all communication paths. An example of this is the VAX cluster hardware, of figure 1.9, installed at Leicester University in 1985. Here the switch is a hardware connection linking the two VAX computers and intelligent memory controllers. IBM's Network/440 is also closely linked to this type of structure, having all communication lines passing to a central controller.

Ring with Switch - This structure can be seen in figure 1.10, all messages pass through the switch and are correctly addressed. The switch however is prone to jamming if a large amount of communication takes place. An example of this might be SPIDER, a data communication system used in the Bell laboratories in use in 1975.

Bus with Switch - This type of architecture is not widely used. Systems of this type (figure 1.11) have been constructed for the US Navy, see Enslow [35] and another similar network called ALOHA using a radio bus and based on an IBM $360 / 65$ was also built.

Regular networks - Ring structures can be considered a special case of regular networks, pictured in figure 1.12. They exhibit good fault tolerance. To increase processing power a certain number of processors must be added.

Irregular networks - These are specialised and tend to be problem oriented, a diagram is therefore of no real value here. An example of a tree architecture of this type can be seen in Despain and Patterson [28].

### 5.0 METHODS OF INIERCONNECTION

A shared bus This is the simplest method of connecting processing units, and the least expensive. It has a disadvantage in that a shared bus could become a bottleneck if large numbers of processors are used.

A serial/parallel link A communication link may be constructed between processing units, which may be serial or parallel. These communication links are optionally fed into switches as seen in the previous section.

A multi-port system This method of interconection uses memory, which can be shared between a number of processors, as a communication medium.

### 6.0 ADVANTAGES OF THE MULTIPROCESSOR SYSTEM

The advantages of the multiprocessor system are:

6.1 High performance/cost ratio;<br>6.2 Excellent reliability and ability to function in a degraded manner in case of technical trouble;<br>6.3 Modular nature and ease of expansion.

These advantages become more or less important according to the type of architecture being considered; they also exist for conventional computer networks but are intensified in microprocessors due to their low cost. The following section looks at these advantages in more detail.

### 6.1 Performance/cost ratio:

Figure 1.13 shows the performance/cost of various systems as a function of cost itself. The line $U$ displays the average performance/cost ratio for single processor systems within the data. The line IM shows the ideal relationship of the performace/cost ratio with cost in multiprocessor systems, with every increase in cost being paralleled with a corresponding increase in performance. The actual relationship of multiprocessor systems can be seen as the line $R M$, where it is claimed that the increased cost of connections and problems of synchronization mean the performance rises more slowly, resulting in a degradation from the ideal.


FIGURE 1.13 PERFORMANCE/COST AGAINST COST

### 6.2 Reliability and fault tolerance

Fault tolerance is an important consideration in a Muti-processor system where the Achilles' heel may turn out to be a small fraction of the processing or communication hardware. In order to present statistics on the reliability of the architectures discussed certain data is usually quoted (further details of which may be found in the literature):
a. Mean Time To Failure (MTTF).
b. Mission time. This is the time to reach a certain degraded performance.
c. Probability of fault avoidance.
d. Maximum number of failures.

### 6.2.1 Fault Tolerant Machines

Due to the increased complexity normally associated with a multiprocessor system, the probability of failure in the system is usually high. In order to increase reliability within a system various proposals have been suggested and/or implemented, these include hardware redundancy techniques which employ multiple copies of system elements, these copies being switched in once a fault is detected. Examples of fault tolerant systems, the techniques of which are discussed in Siewiorek [75] and [76], include:
(1) Triple Modular Redundancy;
(2) 'n' Modular Redundancy;
(3) Adapting Voter Networks;
(4) Threshold Voter Networks.

There are many examples of, fault tolerant systems: The Sperry Rand UNIVAC

110 which allows on-line maintenance, CDC's CYBER with dual central processing units, the US army's PEPE used in conjunction with ballistic missile monitoring and STARAN - further details of which may be found in Enslow [35] and Fung [41]. Fault tolerance is also discussed in respect of communication Seigel [72] and the iAPX processor hardware in Cox et al. [25] and Witten [95].

### 6.2.2 'Graceful Degradation'

Graceful Degradation is an important concept in fault tolerant systems. If a fault occurs rather that the entire system being rendered useless, the idea is to keep the entire system running with the faulty unit but in a degraded manner. If this can be done the system is then said to have been gracefully degraded.

### 6.3 Modular nature and ease of expansion

A multiprocessor system is by definition modular, since it is comprised of component processors. The benefits of a multiprocessor system are evident: The modular nature of a multiprocessor system means that the system offers ease of expansion and a system built for one function can be upgraded easily by the addition of similar component modules. It is also possible that a multiprocessor system can be reconfigured either by adjusting hardware or through software. Examples of this can be seen in Dove [33] and Jessop [51].

### 7.0 DISADVANTAGES OF MULTITPROCESSOR SYSTEMS

In parallel systems the ideal performance is degraded by difficulties which cause problems in system realization. In brief these problems are as
follows, and further details of these can be found in the literature:
a. Synch ronization and Communication between processors, discussed by Seigel [72], Baskett and Smith [10], Barlow and Evans [7] and Anderson and Jenson [4];
b. The partitioning of problems which have inherently serial sections, see Haynes et al. [44] and Kuck [52];
c. Efficient use of hardware resources (Shoja [79]);
d. Branching problems in relation to performance, see Flynn [38];
e. General lack of operating systems and overseeing of the functions of the component processors;
$f$. Choice of topology of connection.

CHAPTER 2

## CHAPTER 2

## OBJECTIVES

### 1.0 A description of a field equation

Mathematically field equations are those equations relating to a field of interest which may be characterized by a certain mathematical equation called Laplace's equation. This can be seen here, in rectangular coordinates, for a conservative field:

$$
\frac{\partial^{2} \phi}{\partial x^{2}}-\frac{\partial^{2} \phi}{\partial y^{2}}=0
$$

In a non-conservative field, the potential function becomes Poisson's equation (further details of which can be found in most of the relevant literature). Depending on the physical properties of the field, the equation which describes the field may become very complex. The Navier Stokes equation of fluid flow (even when simplified by the assumption of constant viscosity) is an example of this and can be seen as follows:

$$
\rho \frac{D V}{D t}=\rho g-\nabla p+\mu \nabla^{2} v
$$

the derivation of which can be found in White [90] and further details of which may be found in the literature. Solution of the Navier-Stokes equation of fluid flow yields solutions of pressure and velocity at points within the fluid, vital in such applications as weather forecasting and the aerodynamic design of high lift aerofoils or turbine blades. The solution of the Navier-Stokes equation by finite difference techniques is an example of one of the greatest demands made of computers.

The solution of field equations may be found by three methods: A direct mathematical solution; a Finite Element method or a Finite Difference method. A direct mathematical solution of complex field equations is not possible with present day mathematics. Finite element methods are now emerging as a means for the solution of field equations but this work concentrates on the finite difference method of solution, as this method promises a greater potential benefit in a parallel computer architecture.

### 2.0 A PARALLEL SOLUTION OF FIELD EQUATIONS BY FINITE DIFERENCE TECHINQUES

The solution of field equations by finite differences involves covering the field of interest with a hypothetical mesh and reducing the field equation, which is difficult to solve, to a set of finite difference approximations at the nodes of the mesh, which may be solved using data at local nodes only. Solution begins by imposing a set of boundary conditions on appropriate nodes of the mesh. The classic solution using conventional general purpose machines consists of iterative passes of the whole mesh, a node at a time, until the solution advances to a point where a steady state condition is reached. If the problem is dynamic, as in weather forecasting, the same procedure must be repeated for different time increments. Clearly the sheer number of calculations that have to be made, due to the iterative nature of the calculations along with the need to keep the finite difference field equations stable, means that the time taken to reach a solution on even the largest supercomputers is appreciable. Trivial problems have execution times which can be measured in hours on a typical minicomputer.

The process is essentially a series of operations on the whole mesh, although each node can be processed in parallel. The method of solution,
which involves repeated iteration involving updating of various parameters at the nodes of a mesh, lends itself to a parallel solution. The inherent parallelism of these algorithms coupled with the high performance/cost ratio of present processors indicates that a multiprocessor machine built specifically to perform these algorithms is feasible. Such a machine has the potential of providing a cheap high power field equation solver, but because the algorithm is only similar and not identical at each node or iteration, a special architecture may provide the best performance.

### 3.0 OBJECTIVES

In brief the aim of this work was to propose a design for a high performance field equation solving parallel computer. To gain the experience needed to put forward such a design the proposal is to build a prototype system, based on current microprocessors, which will perform the task at much lower cost than a mainframe computer. The architecture of such a parallel machine should be matched as closely as possible to the method by which algorithms solve the field equations. The hardware of the prototype machine should ensure that the system does not degrade the potential performance of the algorithms. In order to demonstrate the efficiency of the prototype, within a limited time span, one set of the many sets of field equations (see chapter 4) which could be chosen, will be implemented on the processing element array being proposed. Since the solution of field equations by finite differences uses the same basic technique, a purpose built multiprocessor for field equations will be able to implement the solution of any field equations set.

### 4.0 THE CHOICE OF ARCHITECIURE

Using finite differences the updating of the various parameters at each node can be achieved by using the values of these various parameters held at that node and neighbouring nodes only. Thus, if the field of interest is subdivided with each subdivision allocated to its own processing element (PE) to perform the updates on the nodes of that subsection of the field, the time taken to reach an overall solution will be greatly reduced by virtue of the fact that many nodes $c a n$ be updated in parallel. The stability of the finite difference equations being solved may be increased by a parallel solution, due to reduced propagation of errors.

An MISD type of architecture was disregarded as an option for the machine as it would not offer the required parallel access to the data that is required. Of the SIMD types only the array processors would be able to meet the requirements. It is this type of architecture that currently dominate the area of field equation solution. The inherent synchronous operation of this architecture is incompatible with the need for a different method of calculating values at the boundary nodes of a problem. This architecture would also impose restrictions and a degree of inflexibility in the choice and use of the grid on which solutions will be found. SIMD architectures are based round a single processor, the performance of the system thus tends to be dominated by the power of this processor. Any improvement in the performance of the system can only be achieved by using a more powerful processor and building a larger system. The performance of a MIMD system on the other hand can be improved simply by adding extra processing modules. An MIMD architecture offers the flexibility required for more general solutions but would have to be carefully chosen so as to avoid the many degradations that can befall such systems. The degradations reported by many workers in MIMD architectures can be attributable to factors of
communication and shared resources, each of which becomes more or less important depending on the type of MIMD architecture under consideration.

Of the many types of MIMD architectures available a $4 \times 4$ array of PEs of the MIMD type was chosen for the parallel solution of fields equations. In many respects the architecture chosen to implement the parallel execution of field equations bears a close resemblance to the architecture suggested for the parallel solution of the Navier-Stokes equation in 1977 (see RAND [68]). The report contains suggestions for a cell based architecture capable of direct parallel computation of the Navier-Stokes equations; A similar machine is suggested by Weiman and Grosch [88] later in the same year. In the light of the technological change within the semiconductor industry specifically in the area of VLSI, the architecture being proposed here, where a PE deals with more than one node (and the data associated with it), promises to be an improvement over the system proposed by RAND [68]. The architecture chosen is also similar to that of Christ and Terrano [21], but the reduced complexity of both the processing element and the connection network being proposed here, are expected to keep any degradations in the system to a minimum.

A $4 \times 4$ array size is large enough to demonstrate the potential of a larger array and yet still be cheap enough to build on a limited budget. The array is to communicate via Shared Memory blocks with nearest neighbours. Using shared memory means that the nodes on the boundary of a PE can be accessed with the minimum of overhead, which can occur in some systems which employ 'test and set' means of access to shared resources. Shared memory also has the advantage that the data being accessed is as up to date as possible, since the nodes in shared memory are part of the problem mesh within the PE. This architecture will not only closely match the algorithms used in the solution but also promises to exhibit the least degradation in the
maximum possible performance of such a system. Adopting this architecture also means that:
(i) Data are easily updated and always available in the most up to date values by a requesting PE ;
(ii). The system can be easily expanded.

To provide the necessary input and output for the array a Master Processor (MP) is interfaced to one edge of the array. Because of the unsteady nature of the finite difference equations the MP will also serve as an overseer as calculations progress for the more complex forms of field equation. Addition of the MP gives rise to two distinct types of communication which may be seen in the system: Global and Local communication. These are defined as follows:

```
Global Communication - data passing through SM whose destination or origin is the MP;
```

Local Communication - cross border nodal data accesses passing between PE.

The proposed MIMD system can be seen in figure 2.1 which shows the PE array and the Master Processor. Ideally the MP would be able to communicate directly with each of the PEs, however the increased cost and the extra complexity this would cause in the basic PE board, coupled with the fact that global communication will be minimized, lead to the adoption of the architecture of figure 2.1. The adopted architecture does mean that the PEs nearer the MP have a greater commitment to global communication since they


## SCHEMATIC DIAGRAM OF THE MULTIPROCESSOR

Processing elements labelled 1-16
Master processor labelled MP
have to act as the link to the MP for all the PEs more remotely connected from the MP than itself, and it is for this reason global communication will be minimized. The effect of excessive amounts of global communication can be seen later in this chapter. The choice of an asynchronous system means that all PEs are as active as possible, and none are halted due to contentions taking place elsewhere in the PE array.

### 5.0 THE POTENTIAL SPEEDUP OF THE SYSTEM

Following the work of Baxter and Holme [13] the potential speedup of the multiprocessor may be found by consideration of the probabilities of contentions and consequent lockouts in the system. If the speedup is defined as the increase in processing power over that of a single processor, then the effects of local and global communication on the potential speedup of the system can seen to be dependent on three factors:
a. The way data are stored;
b. The number of nodes each PE handles and the number of neighbours surrounding an element;
c. The amount of global communication.

These factors are now analysed such that a model can be developed and from this the potential speedup of the multiprocessor can be estimated, and it s performance compared with other systems.

### 5.1 The way data are stored

Consider an array of $\mathrm{n} \times \mathrm{n}$ PEs each of which may be referenced by an I and J component of a hypothetical grid covering the array (figure 2.1) and let
the number of grid points of a symmetrical 2-dimensional field problem that each $P E$ is dealing with be $\mathrm{p} \times \mathrm{p}$.

A general PE has 4 neighbours ( $N, E, S$ and $W$ ) each of which must have access to the nodes on the boundary of that processing element. Access to these points is provided by storage in the shared memory (SM) blocks, where boundary nodes to the East and South of a PE are held in SM blocks on the same printed circuit board as that PE, and the boundary points to the North and West are held in the SM blocks of the PE in that respective direction.

The way in which the problem mesh is partitioned and allocated to each PE means that the corner nodes of a PEs local mesh become a special case, because for an update to be performed the node needs to be accessed by three PEs and not at the most two as in the case of all of the other nodes. This special case can be seen in figure 2.2, which shows (schematically) the intersection of the local meshes of four PEs and the points usually required for an update to be performed. The ability to share memory between two PEsis relatively simple but expanding this to cope with three PE, which would be needed for the corner points of the $\mathrm{p} \times \mathrm{p}$ array of points would not be justified on the basis of a cost/usage factor. Instead the corner nodes are stored in local memory and copied to the appropriate areas of the shared memory block for access by a neighbouring PE. This can be seen in figure 2.3, and results in a maximum of two PE requiring access to any one node.

### 5.2 The number of nodes and the number of neighbours of a PE

Given that the data are stored as above and that each PE deals with $\mathrm{p} \times \mathrm{p}$ points then the probability of a PE operating in a specific SM block, given that it is not globally communicating, is simply the ratio of SM data

PROCESSING ELEMENT
A
LOCAL MEMORY
MEMORY

## PROCESSING ELEMENT BOUNDARY

THE INTERSECTION OF FOUR PROCESSING ELEMENTS SHOWING THE DUPLICATE ST ORAGE OF CORNER NODES SUCH THAT EACH NODE IS ONLY ACCESSED BY A MAXIMUM OF TWO PROCESSING ELEMENTS. THE HOST AND ONE NEIGHBOURING PROCESSING ELEMENT.
points/total data points. This ratio is also dependent on the number of adjacent PE since this alters the amount of SM a PE will need to use. These probabilities can be seen in table 2.1.


TABLE 2.1 Probabilities ${ }^{1}$

Let $\operatorname{PS}(\mathrm{N})$ denote $\mathrm{p}(\mathrm{in}$ a SM block due to calculation) if the processor has N neighbours then, from the following the need to look at the amount of global communication is $\underset{\sim}{p}$ parent:

```
p(in an SM block = p(in an SM block x p(not globally active).
    due to calculation)
                                given the PE is
                                not globally
                        active)
```


### 5.3 Global communication

Let Cp be the fraction of the time spent processing by the most remotely connected PE from the MP along one row of the PE array and let Cc be the fraction of time spent in global communication where $\mathrm{CP}+\mathrm{Cc}=1$. If $\mathrm{PC}(\mathrm{I}, \mathrm{J}, \mathrm{K})$ is defined to be the probability of the processor at reference node $I, J$ using the $S M$ block in direction $N, E, S$ and $W$ ( $K=1$ for North, $K=2$ for East, $K=3$ for South etc) due to global communication, since global data is always transferred E-W this will always be zero in the case of $S M$ blocks $N$ and $S$ hence:

1 Needs a correction for $\mathrm{p}=1$.

$$
\begin{aligned}
& \operatorname{PC}(I, J, 2)=\operatorname{PC}(I, J, 4)=J \star C C * 0.5 \quad \text { (EAST and WEST) } \\
& \operatorname{PC}(I, J, 1)=\operatorname{PC}(I, J, 3)=0 \quad \text { (NORTH and SOUTH) }
\end{aligned}
$$

If $\operatorname{NEIG}(I, J)$ is then defined as being the number of neighbours of a PE at the grid reference $I, J$ it can be seen that:

| $\mathrm{p}($ processor I,J |
| :--- |
| is in a particular |
| SM block |$\quad=$| p (in SM block |
| :---: |
| due to calculations) |$+$| p (in SM block |
| :---: |
| due to global |
| commanication) |

$=C p * P S(\operatorname{NEIG}(I, J))+\operatorname{PC}(I, J, K)$
$=(1-C c) * \operatorname{PS}(\operatorname{NEIG}(I, J))+\operatorname{PC}(I, J, K)$

### 5.4 Potential speedup

The ability to calculate the probability of being in any SM block means that it is possible to calculate the probability of a contention in a SM block, by finding the likelihood of two PEs requesting use of the same block of $S M$ at a given time. If this data is summed for all possible contentions over the architecture it is then possible to calculate the number of lockouts there are likely to be at a given time. A lockout is the consequence of a contention over a shared resource since only one PE may access the shared resource at a time, the $P E$ which is made to wait until the other PE is finished is said to be locked out. Lockout data gives a measure of the efficiency of the system, since this is the only cause of degradation in the hypothetical system, from which a speedup figure can be found. A program (microfiche listing 1) based on this model using probabilities was developed to enable speedup data to be found. Speedup data was found for a range of global communication factors and for a range of architecture sizes. The results may be seen in figure 2.4 , where if

[^1] globally to the East.


ESTIMATED BAND OF OPERATION
(a) WITH A GLOBAL COMMUNICATION

FACTOR OF 0 \%

(b) ESTIMATED BAND OF OPERATION
WITH A GLOBAL COMMUNICATION
FACTOR OF $5 \%$

FIGURE 2.4 THE EFFECT OF GLOBAL AND LOCAL COMMUNICATION


ESTIMATED BAND OF OPERATION
(c) WITH A GLOBAL COMMUNICATION FACTOR OF 10 \%

(d) ESTIMATED BAND OF OPERATION WITH A GLOBAL COMMUNICATION FACTOR OF $15 \%$
global communication is minimized the expected speedup factor for a 16PE system is 15. Figure 2.4 displays the dramatic effect of different levels of global communication in degrading potential speedup of the system. It is clear that global communication must be kept to a minimum if significant speedups are to be obtained. The effect of local communication is displayed as a band, in which the system will operate at that level of global communication.

### 6.0 THE EXPECTED PERFORMANCE

The level of global communication which will be needed to properly oversee the system is dependent on the problem being run, but is not expected to be above the level where $\mathrm{Cc}=10 \%$. Performance figures based where possible on bench marks, and where not on similar criterion, were calculated for six commercially available machines ranging from microcomputers to minicomputers. The expected performance of the multiprocessor based on the estimate of $C C=10 \%$ was also calculated. Figure 2.5 shows these performance figures where it can be see that the machine is expected to operate out of the main band (shown in light shading) of commercially available machines with a performance better than that of a minicomputer and at a fraction of the cost.

### 7.0 SUMMMARY

Calculations of the effects of inter-processor communication and process control have shown that the degradation of performance reported by many workers can be avoided by careful design. An array of asynchronous parallel PEs of the Multiple Instruction-stream Multiple Data-stream (MIMD) type, dedicated to the solution of field equations, with communication limited to nearest neighbours, would not only closely match the algorithms but also


FIGURE 2.5 THE EXPECTED PERFORMANCE OF THE MULTIPROCESSOR
exhibit very little degradation in the maximum possible performance of the array. The results from the prototype system should therefore display linear speedup for increasing numbers of processors, and thus pave the way for a more powerful array to be constructed.

Performance tests are expected to show that microprocessors in parallel can achieve the same processing power as that of a powerful minicomputer, at a fraction of the cost. More powerful processors than those employed are available (eg. the Inmos Transputer) and are expected to yield a field equation solving machine many times more powerful than the supercomputers in use today, at a price that could be afforded by any company involved in the area.

CHAPTER 3

## CHAPTER 3

## HARDWARE

### 1.0 INTRODUCTION

The hardware implementation of a multiprocessor for field equations involved the construction of a $4 \times 4$ array of PEs, along one edge of which was interfaced a Master Processor for overseeing purposes. This can be seen schematically in figure 3.1 (reproduced from figure 2.1 of the previous chapter). Interfacing the Master Processor to the processing element array necessitated the construction of an interface board. A status monitor board was constructed to enable the status of the PEs within the array to be viewed dynamically. The hardware relating to a PE board, the Master Processor interface board and the status monitor board is described in this chapter.

### 2.0 THE PROCESSING ELEMENT ARRAY

The method proposed in the previous chapter, for the optimum solution of field equations by finite differences, involves equal portions of the problems being allocated to each PE of the multiprocessor, with the nodes at PE boundaries held in shared memory boundaries. To implement this a $4 \times 4$ array of PEs was chosen as it contains enough PEs to be representative of a larger system and still be constructed with acceptable costs. A general PE needs to be able to access the boundary nodes of a problem held in shared memory to the North, East, South and West of itself. Each PE resides on its own printed circuit board (pcb) ${ }^{1}$ with shared memory to the East and South being.located on the PE board, while shared memory to
the North and West are held on the respective neighbouring PEs. Two ideas for the physical construction of the multiprocessor array were considered, one involved construction of a mother board into which all the PEs would be plugged and the second in which all the connections would be made using ribbon cable. Due to both the complexity and cost of a mother board system, a system using ribbon cable was adopted. The $4 \times 4$ array of PEs can be seen schematically in figure 3.1. Figure 3.1 also shows the numbering scheme for each of the PEs, this unique identification is held in the Read Only Memory of a $\mathrm{PE}^{2}$ and is used in the packet switching of messages between the Master Processor and the array. The orientation of the array elements with respect to the Master Processor is also shown. The physical PE array can be seen in figure 3.2, where the slots for the boards can be seen to be offset from each other in the same row to minimize the connection distance between PE.

The PE pcb thus has four ports to the North, East, South and West. The connector chosen was a 34-way IDC type, which gave the required number of connections for shared memory accesses, control signals for shared memory access and interrupt signals to pass between PEs. The position of these ports can be seen schematically in figure 3.3, their actual position can be seen in figure 3.4 (which shows the position of the I.C.s) and in figure 3.5 which shows a populated board. The pin connections for ports where shared memory is resident on the board and off the board can be seen in appendix $A$.

The ratio of shared memory to the local memory (designated for data usage) within a PE was chosen to make the solution of non trivial sized problems

[^2]

## SCHEMATIC DIAGRAM OF THE MULTIPROCESSOR

Processing elements labelled 1-16
Master processor labelled MP

FIGURE 3.1 THE PROPOSED SYSTEM


FIGURE 3.2 THE PHYSICAL MULTIPROCESSOR
Z

figure 3.3 a processing element


COMPONENTS PREFIXED WITH AN'LED' ARE LIGHT EMITTING DIODES COMPONENTS PREFIXED WITH A 'U' ARE INTEGRATED CIRCUITS RES IS THE POSITION OF A POSSIBLE RESET SWITCH COMPONENTS PREFIXED WITH A 'P' ARE CONNECTORS COMPONENTS PREFIXED WITH A 'C' ARE CAPACITORS COMPONENTS PREFIXED WITH A 'R' ARE RESISTORS SP1-SP3 ARE SPARE DIL POSITIONS

FIGURE 3.4 POSITION OF COMPONENTS ON A PROCESSING ELEMENT


FIGURE 3.5 AN ACTUAL PROCESSING
possible, avoiding the size of the problem being dictated by either the amount of local memory or the amount of shared memory. The amount of shared memory in the system was increased from the minimum necessary to ensure that it is also capable of acting as the message passing mechanism, described in chapter 4.

The circuit diagrams which make up the circuitry of a PE can be seen in appendix $B$. The memory map of the PE is as follows:


The identifiable functions of each PE necessary for the implementation of the memory map and the functions provided at these memory mapped locations are described in the following sections. The functional blocks of the PE are listed here and described more fully below:
2.1 Processor and clock;
2.2 Local memory;
2.3 Decoding (chip select);
2.4 Interrupt mechanism;
2.5 Shared memory;
2.6 Contention unit;
2.7 Self monitoring function.

### 2.1 Processor and clock

The processor chosen for the multiprocessor system was the Motorola was
MC6809E. This $\wedge$ arguably the most powerful eight bit microprocessor on the market at the time of the system design; it provided all the functions necessary for the application to which it would be put and at a reasonable cost. Each PE generates its own clock, making the 16 PE array an asynchronous MIMD architecture. The processor requires two quadrature clocks to be fed to it, in the MC6809E these are termed the $E$ and $Q$ clocks. The $E$ and $Q$ clocks in the $P E$ are derived from dividing down a high frequency clock in a counter. This counter (seen in appendix B) may be loaded with preset data, this provides the ability to freeze the clocks to the processor for short periods of time (Hitachi [47]). This is the means by which the contention units (for shared memory arbitration) provide the function for which they are designed (see section 2.6).

### 2.2 Local memory

There are two types of local memory resident on a PE pcb which can only be accessed by that CPU: Random Access Memory (RAM) and Read Only Memory (ROM). 4K bytes of local ROM are provided (from \$F000-\$FFFF) in which the multiprocessor operating system is held. 40K bytes of local RAM is provided, which is allocated to enable 24 K bytes of data and 16 K bytes of program. Data and program RAM are physically separated in this system to facilitate the sharing of data with other PE. Providing a definite area in which programs to be run can be loaded, makes it possible to share code with the multiprocessor operating system relatively easily. All the RAM in the system is static RAM: This reduces the number of microchips on the PE pcb since no refresh circuitry (for dynamic RAM) is needed; the static RAM is easier to use in a shared memory application; The operation of dynamic

RAM may have been affected by constant halting of clocks (due to the contention circuitry) and static RAM for the system was available relatively cheaply. The use of static RAM is not a feature of the method for sharing memory but in this particular design any possible causes of problems were eliminated if they were not fundamental to the design.

### 2.3 Decoding

Since the memory map is decoded into 4 K byte segments the chip selects necessary to decode the memory map of the PE are provided by a four to sixteen line decoder, which may be seen in appendix $B$. The shared memory chip select signals are obtained by further decoding these signals with simple logic gates and an additional address line from the processor. This are further decoding $\boldsymbol{\wedge}$ necessary since the 4 K bytes contained in each shared memory block is split into two 2 K byte memories.

### 2.4 Interrupt mechanism

An essential feature of the architecture is the ability of the PEs to pass information of various kinds around the system efficiently. This is performed by packet switching which is described in chapter 4. The interrupt mechanism is an integral part of the message passing ability, hence interrupts to PE to the North, South, East and West of the PE are provided. The area of the PE memory map in which interrupts are located is further decoded as follows:

[^3]To interrupt a PE in a given direction a read or write is performed to address $\$ A 004$ for North, $\$ A 005$ for South etc.. This is decoded, and causes the output of a latch to be held in the low state. This low state is seen by the interrupt (IRQ) line of the $P E$ in the required direction, causing an interrupt request. The $I R Q$ line is reset to the normal high state when the interrupted PE reads or writes in a similar fashion to memory location \$A000 for North, $\$ A 001$ for South etc., in the direction of origin of the interrupt request.

### 2.5 Shared memory

The shared memory blocks are buffered to enable access by two PEs. Address buffers need only be uni-directional (ie providing access from one processor to the memory) while data buffers need to be bi-directional (ie providing access to/from the memory by a processor in order for a correct R/W to occur), this arrangement can be seen in appendix $B$. To ensure access by only one PE at a time the buffers to the memory are enabled using the outputs of an $S R$ latch. The positive latch output enables one set of buffers and the negative output the others, this ensures that one enable signal is always the opposite of the other and thus access by one PE only. It is this latch, one for each of the shared memory blocks to the East and South of a PE, which defines the ownership of the memory as belonging to the PE whose address buffers are enabled.

### 2.6 Contention circuitry

The need for a contention circuit is evident, it provides the arbitration needed for the use of the memory since a shared resource such as shared memory may only be used by one processor at a time, if the data being
written or read to or from the memory is to remain uncorrupt ${ }_{A}^{e d}$ The function of the contention circuit is to resolve the critical problem of two processors simultaneously requesting the use of a shared resource and the problem of one PE requesting the memory while it is in use by another PE.

Several prototypes of contention circuit were considered, including one by Thomas [85] incorporating monostables. This was dropped in favour of a more efficient circuit in terms of the time taken to switch the memory, that of the contention circuitry of Warrington and Thomas [86]. In this design each processor which requires access to a particular shared memory has a Contention Unit (CU) associated with that resource. A general PE can then be seen to have four such units: North, South, East and West one of which can be seen in figure 3.6. The contention circuitry ensures ownership of the memory for a double byte read/write and even read/modify/write cycles, so that 16 bit integers can be passed without problems. The Ad AUIRE signals from two CUs of the PEs requiring access to a particular piece of shared memory are fed into a simple SR latch. The output of this latch defines ownership of the shared memory. Only a PE which owns the memory may have access to it. If shared memory is owned by the processor which makes a subsequent access it must be emphasised that the contention circuitry is almost transparent to the request.

Using signals fed back from the memory ownership latch, the contention circuitry is able to deal with the following problems ar ising from the use of shared memory, discussed in more detail below:

[^4]
FIGURE 3.6 THE CONTENTION UNIT

## c. Simultaneous access of the shared memory by two PES.

### 2.6.1 Access of shared memory not in use by, but owned by, another PE;

In the case where a PE requests the use of shared memory which it does not own it is made to wait, using the CONTENTION_EXTEND line which halts the processor, until the latch dictating memory ownership is switched for use by the requesting PE. The AQUIRE signal, which switches the memory ownership latch, is sent only when the PE which owns the memory at the time of the request is in the correct part of its clock cycle to release the memory, effectively synchronizing the two PEs when a memory switch occurs. In an asynchronous system, such as the 16 PE array, the synchronization between processors using the CU proposed by Warrington and Thomas fails because the CU allows synchronization to take place too near to the rising edge of the E clock of the PE which owns the memory when the memory is being requested by another PE. This leads to the memory being lost and regained within one processor cycle, and consequently at best a loss of data occurring and at worst an oscillation of CONTENTION EXTEND signals between PEs leading to a crash of one or both of these PEs. The problem can be solved by the modification proposed by Holme and Warrington [49], which simply shifts the point at which synchronization takes place away from the rising edge of E . The PE pcb was designed using the CU proposed by Warrington and Thomas, with the modification proposed by Holme and Warrington implemented on the PE pcb as can be seen in the circuit diagrams of appendix $B$.

Figure 3.7 shows the effect of the contention unit in this case, where memory access is delayed while memory ownership switches ${ }^{3}$. The time taken for the switching can be seen as a glitch on the CONTENTION_EXTEND signal

top trace : CONIENTION EXTEND signal bottom trace: Q clock
oscilloscope settings: $2 \mathrm{~V} /$ division (both traces)
$2 \mu \mathrm{~s} /$ division (time base)

FIGURE 3.7 SHARED MEMORY SWITCHING

top trace : CONTENTION EXTEND signal bottom trace: Q clock
oscilloscope settings: $2 \mathrm{~V} /$ division (both traces)
$1 \mu \mathrm{~s} /$ division (time base)

FIGURE 3.8 SHARED MEMORY CONTENTION
which extends the clock cycle (only the $Q$ clock is shown) by the switching time.

### 2.6.2 Access of shared memory by a PE while it is already being accessed by

 another PEIn this case the $C U$ halts the $P E$ trying to use the memory while it is used by another PE by taking CONTENTIONEXTEND low until the memory is relinquished by the PE which owns the memory and switching, as described above, can then take place. This can be seen in figure 3.8, where the CONTENTION EXTEND line can be seen to hold the clock for two normal clock cycles corresponding to an integer write by the neighbouring PE with access to the shared memory. The PE clocks are halted for the duration of the CONTENTION_EXTEND signal and the subsRquent switching time of the memory, the $Q$ clock of which can be seen in the figure.

### 2.6.3 Simultaneous access of the shared memory by two PE

In the case of a simultaneous access the $C U$ resolves the situation by granting access to the PE which currently owns the memory.

### 2.7 Self monitor function

Each PE board has circuitry which decodes the fetch of an interrupt vector and the reset of an interrupt, which can be seen in appendix B. Four signals are provided and fed to the small edge connector between shared memory ports. The fetch of an interrupt vector corresponds to global

3 The photograph was obtained by running a program in each of the PEs having access to a shared memory as fast as possible.
communication of some kind taking place. In the early stages it was hoped that these signals could be fed directly into a digital voltmeter so that readings of the percentage of time spent in global communication could be dynamically obtained. This was shown to be possible in an early 2 PE system, but due to the reset of an interrupt signal in a PE of the multiprocessor having to be performed as quickly as possible, so that other interrupts are not missed, would mean that the signals resulting from the status monitor circuitry would not be representative of the communication within the PE. For this reason these signals are effectively redundant and are not used in the 16 PE prototype system.

### 3.0 THE INTERFACE BOARD

Figure 3.1 shows the Master Processor (MP), which, as has been stated, is interfaced to one edge of the two-dimensional array of PEs, using the shared memory connections already present on the board in the East direction (with respect to a PE). The MP provides the interface from the PE array to the outside world. It provides an environment where programs for the array can be developed, a means to run them on the array, and then to retrieve any results (which may be stored on disk for post processing if necessary). Other possible connections of the MP to the PE array were possible but this method was viewed as the best compromise when considering the complexity of the connections and the ability to oversee the functions of the PE array. The MICROBOX II was chosen as the MP for the multiprocessor array as it is based on the 6809E microprocessor, which would make it easy to interface to the 16 PE array, and was relatively cheap. For the Master Processor to communicate with the required amount of the
shared memory in each of $\boldsymbol{A}^{\text {PEs }}$ to which it would communicate, using the interrupt driven message passing mechanism described in the following chapter, the interface board needed to provide the following functions:
(a) access to 16 K bytes of shared memory ( 4 K in each of the PEsto which it was connected
(b) an interrupt mechanism, enabling interrupts to pass in either direction between the master processor and the PEs to which it would communicate.

### 3.1 Realisation and implementation of the functions of the interface board

The MICROBOX II manual (Reference [63]) shows that the user expansion port of the MICROBOX II has two signals IO1 and IO2, decoded as follows:

```
$FF20-$FF3F (inc.) IO1
$FF40-$FF5F (inc.) IO2 .
```

Each shared memory port of the PE has 4 K Bytes of memory associated with it. The MP is interfaced to 4 PES along one side of the PE array and therefore needs to be able to access 16K Bytes of memory. The MICROBOX II provides 5 address lines at the user expansion port, this, coupled with the decoded signals 101 and IO2, would allow access to only 64 Bytes of RAM. The interface board was then constructed to enable the MP to access the required amount of memory. The circuit diagrams for this can be seen in appendix $C$, which also lists the components, the components position on the board and the pin outs of the connectors.

The 16 K bytes of shared memory which the interface board makes available to the MICROBOX II (4K in each of the PEs to which it is interfaced) is accessed through a 32 byte wide window. To access the 16 K bytes of contiguous memory requires address lines A0-A13 (inc.). Address lines A11,

A12 and A13 are used (as indicated in figure 3.9) to identify the 2 K byte block of shared memory block in which a request will be made. The shared memory has the address lines A5-A10 (inc.) provided by latches at \$FF28, into which the base address of the 32 byte window can be written (using the IO1 decode) from the software of the MP. Locations within the 32 bytwindow are accessed through locations $\$ F F 40-\$ F F 5 F$ (inc.), which provide address lines A0-A4 (inc.), using the IO2 decode. In the multiprocessor software the integer variable SM POINTER is defined in memory to be at \$FF28, which makes the setting of the latches a relatively easy task.

Again an interrupt mechanism is needed for packet switching to take place. The sending and resetting of interrupts from the MP is achieved by using the decoded signal IO1 to activate a 3-to-8 line decoder the outputs of which are fed into $S R$ latches, as can be seen in appendix $C$. The signal is decoded as follows which enables any of the four PESto which the MICROBOX II is interfaced to be interrupted, or an interrupt from any of them to be reset:

```
$FF20 .......... Reset IRQ to port 1
$FF21 .......... Reset IRQ to port 2
$FF22 .......... Reset IRQ to port 3
$FF23 ........... Reset IRQ to port 4
$FF24 .......... IRQ to port 1
$FF25 .......... IRQ to port 2
$FF26 ........... IRQ to port 3
$FF27 .......... IRQ to port 4
$FF28
                                    SM POINTER
$FF29
$FF40
    "" 32 bytes of SM pointed to
$FF5F
```


$\mathrm{X}=$ value can be set to anything

FIGURE 3.9 ADDRESSING THE LATCHES OF THE INTERFACE BOARD

### 4.0 THE STATUS MONITOR BOARD

The status monitor board consists of a number of I.C.s and a $4 \times 4$ array of tri colour Light Emmitting Diodes (LEDs), and has proved invaluable in the debugging and maintenance of the 16 PE array. Each LED corresponds to a PE within the array, the colour of the LED reflecting the status of the PE (seen in table 3.1).

| colour | status of PE |
| :--- | :--- |
| yellow | normal running |
| red | in a synchronize state <br> or CRASHED |
| green | servicing an interrupt <br> (ie active in global <br> communication) |

TABLE 3.1 LED status indicator

The signals which make the decode of the PE status possible are the Bus Available (BA) and Bus Strobe (BS) pins of the MC6809E. The way in which the processor status may be derived from these signals can be seen in the Hitachi microprocessor data book [47]. In order that the signals arising from global communication can be made visible on the LEDs they are stretched by monostables on the board to approximately 0.5 s duration. The circuit diagrams for the status monitor board can be found in appendix $D$, which also lists the components, the position of the components on the board and connector details.

## CHAPTER 4

## CHAPTER 4

## THE SOFTWARE

### 1.0 INIRODUCTION

The 16 PE machine has been designed and built for the purpose of solving field equations, as described in chapters 2 and 3. The chapter first describes the programming language (PL/9) in which all of the multiprocessor software is written. The choice of the bench mark algorithm for the tests necessary to display the speedup of the system and the means by which this algorithm is coded for use on the multiprocessor is then described. Knowledge of how the bench mark software implements the solution algorithm of the problem, should then help in the understanding of the system software, which implements the input, output and running of a problem on the multiprocessor hardware. The system software consists of the multiprocessor operating system which runs in each of the PES of the multiprocessor, and an overseer program running on the Master Processor, both of which are detailed at the end of the chapter.

### 2.0 THE PROGRAMMING LANGUAGE (PL/9)

PL/9 has been specifically designed for 'low level' control applications using the Motorola MC6809 microprocessor and as a result it takes full advantage of the architecture of this powerful processor; as no trade offs have been made to make the 'core' of PL/9 programs compatible with other processors. Library routines of all required functions such as input/output, floating point arithmetic and number conversion routines, are available and can be INCLUDED in a PL/9 program at any time.

PL/9 is a procedural language which makes use of BYTE, INTEGER and REAL variables, each of which may be defined globally (visible to all procedures) or locally (visible only within a procedure) as required by a program. Variables can also be defined to be AT a specific memory location, making writing to memory mapped peripherals relatively easy. Memory locations may also be defined as 'read only', enabling constants to be used anywhere in the program and accessed by a meaningful variable name. More detailed information about all aspects of the language may be found in Windrush [92], Windrush [93] and Windrush [94].

The interactive development system offered by the co-resident PL/9 editor/compiler/tracer runs under the FLEX disc operating system which offers a solid base for developing programs. The development system (a MICROBOX II, a MC6809E based microcomputer) has all the facilities needed whilst the
to $\wedge \mathrm{PL} / 9$ the language which is ideally suited to the programming of the multiprocessor system.

### 3.0 BENCH MARK SOFIWARE FOR SPEEDUP FIGURES AND COMPARISON WITH OTHER

 MACHINES
### 3.1 Laplace's equation

One of the simplest field equations is Laplace's equation:

$$
\frac{\partial^{2} \phi}{\partial x^{2}}+\frac{\partial^{2} \phi}{\partial y^{2}}=0
$$

where $\phi$ is some property of a field in a two-dimensional xy plane. For a field of interest (or mesh) consisting of $p x p$ nodes, the solution of

Laplace's equation by finite differences involves placing known boundary conditions in the appropriate nodes of the mesh (usually at the mesh boundaries) to define the area of interest. If finite difference approximations to the above equation are then made for the field property $\phi$ at the nodes of the mesh, the nodes of which may be referenced by an $i$ and j vector, then Laplace's equation becomes:

$$
\frac{\phi_{i-1, j}-2 \phi_{i, j}+\phi_{i+1, j}}{\Delta x}+\frac{\phi_{i, j+1}-2 \phi_{i, j}+\phi_{i, j-1}}{\Delta y}=0
$$

if $\Delta x=\Delta y=a$ constant throughout the mesh, then the property $\phi$ at reference node ( $i, j$ ) can be expressed such that:

$$
\phi_{i, j}=0.25 \times\left(\phi_{i-1, j}+\phi_{i, j+1}+\phi_{i+1, j}+\phi_{i, j-1}\right) .
$$

With the boundary values of the mesh already prescribed, Laplace's equation can thus be solved by repeated passes over the mesh continually updating the nodes within that mesh with the average value of the nodes around it, where the new value of $\phi$, that of $\phi^{\mathrm{n}}$, is given by:

$$
\phi_{i, j}^{n}=0.25 \times\left(\phi_{i-1, j}^{n}+\phi_{i, j+1}^{n-1}+\phi_{i+1, j}^{n-1}+\phi_{i, j-1}^{n}\right)
$$

This iterative method of solution can continue until the error at each node reaches an acceptable value. Faster methods of obtaining convergence do exist, but for the purposes of a bench mark this method is adequate. The bench mark Laplace problem consists of a square mesh problem with prescribed boundary conditions (as can be seen in figure 4.1). The physical problem may be viewed as two dimensional heat conduction where the field quantity $\phi$ can be viewed as the temperature across a square metal sheet, whose initial temperature is $1.1^{\circ} \mathrm{C}$ which then has a constant heat source

$B A A A A A A A A A A A A A A B$
$B A A A A A A A A A A A A A A B$
BAAAAAAAAAAAAAAB
BAAAAAAAAAAAAAAB
B A A A A A A A A A A A A A A B
B A A A A A A A A A A A A A A B
$B A A A A A A A A A A A A A A B$
BAAAAAAAAAAAAAAB
$B A A A A A A A A A A A A A A B$
$B A A A A A A A A A A A A A B$
BAAAAAAAAAAAAAAB
BAAAAAAAAAAAAAAB
$B A A A A A A A A A A A A A A B$
$B A A A A A A A A A A A A A A B$

A TYPICAL SQUARE MESH PROBLEM. IN THE CASE OF THE BENCH MARK PROBLEM THE BOUNDARY NODES (B) OF THE PROBLEM ARE INITIALISED TO THE VALUE 9, AND THE MID POINT NODES (A) ARE INITIALISED TO THE VALUE 1.1 .

FIGURE 4.1 THE SQUARE MESH PROBLEM
of $9^{\circ} \mathrm{C}$ placed at its boundaries. Thus in the bench mark problem all the boundaries of the problem are set to the value 9 and the internal nodes to 1.1. The solution of the Laplace problem will thus result in the value 9 in all nodes of the problem mesh. This seemingly trivial problem is nevertheless representative of the way field equations are solved by finite differences, and it is for this reason the problem has been chosen as the bench mark for the tests on the PE array. The choice of the value to which the internal nodes are initialized is arbitrary, but here it is chosen to give appreciable run times for the multiprocessor system and is consistently set to this value in all the programs of this chapter, to enable comparisons between the performance of different systems to be made.

The Laplace solving algorithm can be seencoded in FORTRAN for PRIME and VAX systems in program "LAPLACE" (microfiche listing 2); in FORTRAN for an OLIVETTI M24 in program listing 1 and in PL/9 for a MICROBOX II in listing 2. Where possible the coding of the problem makes use of the intrinsic ability of the host machine to handle two-dimensional arrays, with all data storage taken care of by the compiler. PL/9 does not support multi-dimensional arrays, these are implemented on the MICROBOX II using the method suggested in WINDRUSH [92], [93] and [94].

### 3.3 Implementation of a Laplace solver on the multiprocessor

The solution of the Laplace problem on the multiprocessor requires a two-dimensional array to be stored in different and non-contiguous areas of memory. Most nodes within a problem mesh are stored in local memory, but because each processing element (PE) shares the nodes at a PE boundary with a nearest neighbour, such nodes must be stored in shared memory. As was discussed in chapter 2 a special case of storage exists where a "corner node" needs to be stored in three different areas of memory, any
implementation of a Laplace solving algorithm on the multiprocessor must take this into account.

If the number of nodes in a problem was always constant then it would be possible to construct an architecture in which the hardware would map the two-dimensional array directly onto the appropriate piece of memory. Since the architecture of this multiprocessor system has been designed to solve a range of problem sizes, some other means of mapping the two-dimensional data onto the correct piece of memory must be found.

In the present case a procedure, called the 'get_address' procedure ${ }_{9}$ was written. Before any access of data from the problem mesh, the $i$ and $j$ vectors of the node are fed to the 'get_address' procedure which returns the address at which the data corresponding to these vectors can be found. The procedure has been written for $a$ general case and will accept $a k$ component for three dimensional problems, for two-dimensional operation $k$ should be zero. The Laplace program itself may be expanded to three-dimensions quite easily, since worries about the storage areas of the data have been dealt with. This method of mapping an abstract data type (such as the problem mesh) onto physical memory does involve a significant (but necessary) software overhead, the effects of which may be seen in the results of the speedup tests performed by the multiprocessor.

Earlier it was stated that shared memory was the optimum architecture for the solution of field equations, since data was made available in the most up to date form to a requesting PE , in the shortest possible time. The use of a get_address procedure does introduce an overhead in the fetch of addresses, but this fetch would be necessary in all the systems which were considered for the implementation of field equation solutions due to the constraints of the PL/9 language and the many different problem mesh sizes
the PE array can deal with. The provision of up to date data could not be guaranteed in any of the other systems which did not use shared memory, which were considered at the design stage. One such system included DMA techniques and the use of 'local' memory only within a PE. Suggestions for reducing the overhead of the get_address procedure, and thus improving the performance of the system in relation to competition from other architectures and systems, are made in the discussion chapter of this thesis.

The resulting Laplace program for use on the multiprocessor can be seen in program listing 3. The program is general in that, even though the Laplace problem may be required to run in 1, 4, 9 or 16 PEs, in each of the PEs required for the problem it is the same program which runs. This is made possible by information sent at run time by the master processor (in a fashion described in a later section), to initialize the problem within each PE. The information relates the PE to the relative position of the PE within the solution mesh, the size of the mesh problem and the value to which boundary nodes should be initialized. This data is transferred from shared memory to local variables during initialization of the array, to avoid corruption of the values which would occur during the solution of the Laplace problem since this data and that of some shared nodes of the problem would share the same memory. The actual program sequence run on any PE will thus be different, although the total program is identical on all of the PEs. Other than these sections of code, and the use of a get_address procedure, the function of the program is much the same as for the other Laplace solvers detailed so far. The one notable exception is the inclusion of a 'copy' procedure, which is used to copy the "corner node" data held in local memory to the two areas appropriate areas of shared memory, after a corner node has been updated to enable nearest neighbour access of the corner nodes to take place.

### 3.4 Programming points

In an asynchronous multiprocessor system such as this it is important to avoid the use of uninitialised data. This can occur when running a program in a number PEs which effectively initialises values in shared memory for subsequent access by a neighbouring PE; there must be two phases of the solution, firstly the boundary value initialization and secondly the repeated iteration until some criterion is met. If one PE completes its initialisation phase and then proceeds to the iteration phase, it is possible that invalid data can be read if a neighbouring PE has not yet finished its initialisation. To avoid this problem each PE must be synchronized by some means with its neighbours. In the case of the bench mark Laplace solver, after each of the PEs has finished its initialisation it is made to enter a "synchronize" state which halts the execution of the program. Only after all the PEs have entered this state can they be told to continue, a function provided by the overseer program.

Field equation solving programs to be run on the multiprocessor, including the Laplace program, should be written so that program execution starts at location $\$ \mathrm{BOOO}$ in a PEs memory. This location corresponds to the start of program memory in a PE and is the default start location of a field equation solving program used by the multiprocessor operating system. The get address procedure should begin at $\$ \mathrm{C} 000$, to ensure the same procedure can be used by the multiprocessor operating system to extract the solution from the mesh.

### 3.5 Laplace programs used on the multiprocessor system

The bench mark software outlined above was used with some variations to obtain the results of the tests in chapter 5. The Laplace program of listing 3 is used in the initial processing array tests, thereafter a faster version of the get address procedure is used (this is listed as program 4). The problem convergence tests of chapter 5 are carried out by the program listed as program 5; the INCLUDED files are also listed immediately following the main program.

### 4.0 THE SYSTEM SOFTWARE

The system software consists of two major parts; the multiprocessor operating system and the master processor overseer program. The means of operation and the functions provided by this software ne reliant on the packet switching technique which the system uses to pass messages between the PEs. A description of the packet switching technique is given in section 4.1 and the means by which it is implemented successfully is described in section 4.2, before the system software is described.

### 4.1 Packet switching within the multiprocessor system

Packet switching is a technique whereby information in the form of packets is 'switched' through a system. These packets comprise not only of a also
message but ${ }_{\wedge}$ data associated with the message, giving the source and destination of the message within the packet, enabling it to be switched either by hardware or software through the system to the correct destination.

Packet switching in the multiprocessor is used in the global transfer of information, each packet is switched through the system by means of pigeon holes in shared memory and the use of interrupts. All global communication passes along East-West rows through the PE array, to or from the master processor. The pigeon holes in shared memory, which make up a packet of information contain the source of information, destination of the information, and a message. If the packet has data associated with it other pigeon holes will indicate how much data there is, and where it is located. Because the packets are switched using software by means of interrupts, it is also necessary to include a software INTERRUPT IDentifier flag for the reason made clear below. The pigeon hole locations are reserved at the top of the associated shared memory block (East and west), such that any locations that a field solving program may use will not be corrupted.

In order to switch packets of information through the multiprocessor by means of interrupts, the packets are first loaded into the appropriate shared memory pigeon holes. An interrupt request is then sent to the nearest neighbour in the direction of the destination PE. The interrupted PE then checks the pigeon holes in the East and West shared memories for a TRUE software INTERRUPT IDentifier flag, since the hardware interrupt could have originated from either direction ${ }^{1}$. The packet of information is then read, a reset of the hardware interrupt is performed and the software INTERRUPT IDentifier flag is then reset to FALSE. If the packet was not destined for the PE which has just processed the packet, the packet (and any associated data) is copied to the appropriate shared memory locations

[^5]and passed, in a similar fashion, further down the same row of the processing array until the correct destination is reached.

A packet of data has associated with it the following pigeon hole locations:
(a) An INTERRUPT ID byte;
(b) A message FROM identifier;
(c) A message TO identifier;
(d) The MESSAGE byte;
(e) A DATA POINIER to associated data memory;
(f) A DATA SIZE pointer.

Each of these is discussed briefly in the following:
(a) The INTERRUPT ID byte contains either TRUE OR FALSE to enable a PE to identify from the software of the multiprocessor operating system the direction from which the interrupt driven packet has originated.
(b) The FROM byte contains the unique number of the PE (held in the ROM containing the multiprocessor operating system within the sending PE ) identifying the source from which the message has originated.
(c) The $T O$ byte contains the unique number of the $P E$ to which the message is destined.
(d) The MESSAGE byte contains one of the following codes, describing the type of packet:

| message | corresponding hex code |
| :---: | :---: |
| MASTER | \$00 |
| PROGRAM TO LOAD | \$01 |
| PROGRAM LOĀDED_OK | \$02 |
| RUN PROGRAM | \$03 |
| PROĞRAM_RUNNING_OK | \$04 |
| STOP PRŌGRAM | \$05 |
| PROGT̄AM STOPPED OK | \$06 |
| GOT SECTION OF ProGram OK | \$07 |
| PROḠRAM LOAD ERTROR | \$08 |
| UNEXPECTED INTERRUPT | \$09 |
| TRANSMISSION ERROR E2W | \$0A |
| TRANSMISSION_ERROR_W2E | \$0B |
| DUMP DATA | \$0C |
| DUMPING | \$0D |
| HALT PROCESSOR | \$0E |
| PROCESSOR HALTED | \$0F |
| CONTINUED RUN | \$10 |
| CARRY ON | \$11 |
| RUN LAAPLACE | \$12 |
| WRON̄G_READ | \$14 |
| NULL | \$00 |

It is these message bytes which are picked up by the interrupt routine (described in section 4.3.1) which initiate all the action taken by the multiprocessor.
(e) The DATA POINTER (a word which) contains a pointer to where in memory any associated data is to be found.
(f) The SIZE_OF_DATA (a word which) contains the number of BYTEs of data which can be found at location pointed to by the contents of DATA_POINTER.
4.2 The mapping of data packets in pigeon holes in shared memory

In order to achieve bi-directional data transmission along a given East-West row of the PE array, without the destruction of information taking place as messages pass through a PE, a different set of pigeon holes is used for each direction of data transfer. To uniquely identify the pigeon holes for each direction of data transfer in each of the shared memory blocks, the pigeon hole locations are annotated with the direction in which the data will travel, or has travelled, to or from the PE. The annotated pigeon holes in the directions West and East are thus as follows:

| \$9FFF byte | INTERRUPT ID TO WEST |
| :---: | :---: |
| \$9FFE byte | FROM TO WEST |
| \$9FFD byte | T0 ${ }^{-}$T0 WEST |
| \$9FFC byte | MESSAGE TO WEST |
| \$9FFA integer | DATA POINTER TO WEST |
| \$9FF8 integer | SIZE OF DATA TO WEST |
| \$9FF7 byte | INTERRUPT ID FROM WEST |
| \$9FF6 byte | FROM FROM WEST |
| \$9FF5 byte | TO FROM WEST |
| \$9FF4 byte | MESSAGE_FROM WEST |
| \$9FF2 integer | DATA POINTER_FROM WEST |
| \$9FF0 integer | SIZE_OF_DATA_FROM_WEST |
| EAST SM BLOCK |  |
| \$7FFF byte | INTERRUPT_ID_FROM EAST |
| \$7FFE byte | FROM FROM EAST |
| \$7FFD byte | TO FROM EAST |
| \$7FFC byte | MESSAGE_FROM EAST |
| \$7FFA integer | DATA POINTER FROM EAST |
| \$7FF8 integer | SIZE OF DATA FROM EAST |
| \$7FF7 byte | INTERRUPT İ TO EAST |
| \$7FF6 byte | FROM TO EAST |
| \$7FF5 byte | TO TO EAST |
| \$7FF4 byte | MESSAGE-TO_EAST |
| \$7FF2 integer | DATA POINTER_TO_EAST |
| \$7FF0 integer | SIZE_OF_DATA TO_EAST |

It can be seen that output to the West of one PE is the input from the East of another PE. When programming the system care must be taken to get the
direction of information packets correct, or the data will be lost in the system.

### 4.3 The synchronize instruction

Within the multiprocessor system all messages which are packet switched through the system are acknowledged. The protocol of message passing in the multiprocessor system is simplified by restricting global communication in the
the PE array to one PE at a time, not only to simplify $Y_{n}$ message protocol but to ensure the integrity of messages being sent and received in the multiprocessor system. Global communication is restricted to one PE at a time by means of the synchronize instruction of the MC6809E microprocessor.

The state of interrupts (enabled or disabled) determines the action taken by the processor when the synchronize instruction is terminated by an interrupt signal. Regardless of the state of interrupts when the synchronize instruction is executed, the processor is halted until an interrupt occurs - unless an interrupt request is already present. on receipt of an interrupt, with interrupts enabled, the interrupt request is serviced, thereafter terminating the halted state and continuing program execution. If the interrupt occurs with interrupts disabled then the interrupt is not serviced, but the halted state of the processor is terminated and program execution is continued. In the system software, listings of which are referenced later, two applications of the synchronize instruction can be seen, both with previously disabled interrupts:

In the first application, the synchronize instruction is immediately followed by an enabling of interrupts. This enables an acknowledge packet of a previously sent message to be serviced without hanging any of the PES
in the system. It can be seen that if the interrupt associated with the acknowledging packet was allowed to be serviced before the execution of the synchronize instruction (designed to wait for this acknowledging interrupt), communication with the PE would hang, causing the system to crash.

In the other application of the synchronize instruction, the incoming interrupt is used purely as a synchronizing signal to restart the execution of the program, and has no message implication. The interrupt request is not serviced and thus not reset by the interrupt service routine, a consquence of which it is reset immediately after the synchronize instruction, to enable future such events to occur.

### 4.4 The multiprocessor operating system

The functions of the multiprocessor operating system are initiated by the receipt of interrupt driven packets of information, originating in the master processor. This section describes the interrupt procedure around which the functions of the PE array are based, and then describes the functions offered by the operating system. The program listing of the multiprocessor operating system can be seen as program listing 6.

### 4.4.1 The interrupt procedure

All processing within the multiprocessor array is interrupt driven from packets of information originating in the master processor, and relayed through the system by component PEs. The interrupt procedure of the multiprocessor operating system is the point from which the functions provided by the system are initiated.

The interrupt procedure of the multiprocessor operating system is structured as a hierarchical tree, constructed using conditional statements. The procedure can be seen as part of the multiprocessor operating system, listed as program 6. On receipt of an interrupt the pigeon holes of the shared memory blocks are interogated to find the direction from which the packet came, the ultimate destination of the packet and, if necessary, the message the packet contains. Knowing the direction from which the packet came enables a hardware reset of the latch causing the interrupt to take place, and a reset in the pigeon holes of the INTERRUPT_ID flag to indicate that direction is no longer interrupting the PE. If the destination of the packet does not match the PEs unique identification number the packet can be passed on, in the direction of the destination PE, with any associated data. If the destination of the packet has been reached then the message is decoded and one of the four basic functions of the multiprocessor operating system are performed; these are:
(a) TO LOAD a program;
(b) To RUN a program;
(c) To HALT program execution in the PE array;
(d) To DUMP the results of a problem.

### 4.4.2 Functions of the multiprocessor operating system

## (a) Load a program

Programs in Motorola hex format (see Windrush [92]) are passed as blocks of information, each of which is passed as the data associated with a message packet, through the PEs in the lower bytes of the shared memory. At the destination PE the information is decoded and loaded, a block at a time from shared memory, to the address within the PE indicated by the incoming coded program. This process continues until an end of transmission block is
detected, at which point the PE waits for the next interrupt driven packet. All packets of data entering the PE are acknowledged, with any errors being reported to the master processor.
(b) Run a program

The message packet initiating the running of a program can be one of two types (detailed in the overseer program a description of which follows), it can either execute a field equation instruction or simply run a program. In the case of a field equation run the information in the lower bytes of shared memory is the initial data required by the field equation solver (i.e. the size of the problem mesh and the boundary conditions). The program start location is assumed to be the location $\$ B 000$ (the base location of the PEs program memory). In the case of a simple run it is the program start location which is passed through the shared memory, this enables a program to be run anywhere in PE memory.

## (c) Halt a program

This message causes a global_halt_flag to be set to logical TRUE. At the end of the interrupt procedure this flag is tested and, if true, a synchronize instruction is executed. This stops the program returning to the main program and continuing execution of the problem, until an interrupt message is received which will reset the global_halt_flag. The instruction which resumes program execution is the continue option issued the in the master processor. The halt instruction causes the state of solution to be frozen, enabling the dump instruction to extract the solution at that time.
(d) Dump the results of a program

This instruction causes the PE (already in the halted state) to dump the state of the solution as it stands to the master processor. Data from the mesh is sent in blocks, each being the data associated with a message packet to the master processor. The number of blocks which are sent depends on the size of the problem mesh. The continue instruction issued in the master processor enables program execution to be continued in the PEs from the halted state.

Dumping of the data is made possible by the multiprocessor operating system having access to the get_address procedure of the solution program. The multiprocessor operating system has access to the size of the problem mesh by means of a global variable, set during the initialization, which takes place when a field equation is run. It is therefore possible for the multiprocessor operating system to provide a correct $i$ and $j$ vector for $a$ call to the get_address procedure within the PE, and for the data to be extracted from the mesh. To enable the multiprocessor operating system to
' access the solution programs get_address procedure, the operating system is compiled with a ghost get_address procedure at the same location as the get_address procedure of the field equation solving program (in this case $\$ \mathrm{COOO}$ )

### 4.5 THE OVERSEER

### 4.5.1 Introduction

The overseer program is a user-driven controller for the functions that the multiprocessor operating system can provide, and can be seen as program
listing 7. The overseer program provides the utilities needed to load, run and retrieve both results and status messages from the array of processing elements. The user currently has to issue these commands, from a position where proceedings within the array can be monitored. It is envisaged that any further updates of this program will have less interaction with the user as a result of greater overseer program control.

The user port of the MICROBOX II allows access to 32 bytes of memory. The addition of the interface board enables the MICROBOX II to access 16 K bytes of memory, 4 K bytes in each of the four PEs to which it is connected. The means by which this is achieved has been described in the previous chapter, with the shared memory of the PE array accessed by the MICROBOX II by setting a 32 byte window over the available 16 K bytes of memory. The window in the shared memory is set by writing the base address of the required piece of memory to the variable SM POINTER at $\$ F F 28$, this enables 32 bytes to be accessed in the area $\$ F F 40-\$ F F 5 F$. In the overseer program these offsets are made available through the use of a pointer variable (.sm ). Details of the use and opreration of such variables can be found by reference to Windrush [92], [93] and [94].

The overseer program displays paged options which will load:
(a) A field equation solving program to a user requested number of PEs (1,4,9 or 16);
(b) A field equation solving program to a user specified, PE;
(c) Any program to any PE.

In order to run a program it is possible to choose options which will:
(a) Execute a field solving program, whose start location for execution is $\$ B 000$, on the default architecture set by the load option 'L' described in detail below.
(b) Run a program in any PE with any start location.

Only one option for extracting the solution from the mesh exists, that of the DUMP instruction (detailed below). This extracts all the data from the local mesh of a PE and passes it to the master processor in blocks.

The screen of the master processor V.D.U. is split into two sections when the overseer program is run. The bottom of the screen provides paged menus from which the various options may be selected. The top of the screen is sectioned such that a one line status indication message can be displayed for each of the component PEs of the 16 PE array. In all options which cause action to be taken in the $P E$ array the relevant status message is displayed on the V.D.U. of the master processor, unless this option itself has been switched off. Similarly all incoming messages, be they data, acknowledge or error message packets, are displayed for the appropriate action of the user.

### 4.5.2 Available options of the overseer

TEST (option T)

This option sends a quick test signal to all 16PEswhich is acknowledged. The signal which is sent is the same as the last two bytesof a program load
message and tests the ability of the PE to talk with the Master Processor using the software packet switching.

LOAD (option L)

This command prompts the user for a name of an already compiled program the user wishes to run on one of the architecture types (1PE, 4PE, 9PE or 16PE) the system currently offers. Input is required as to the number of PES on which the program will run. The appropriate (compiled) file is then converted into Motorola hex format and transferred a line at a time through the system with each line occupying the memory locations at the base of the appropriate shared memory. Transferring a line of Motorola hex coded program, which consists of a maximum of 32 bytes, can be achieved without alteration of the shared memory pointer latches.

EXECUIE LAPLACE (option E)

The user is shown a small square grid of size nxn points with named boundaries. The user is prompted for the values of the boundaries and of 'n'. The overseer then sends this data through the lower bytes of East-West shared memory, to the default number of processors (set when using the $L$ option).

## HALT (option H)

Issuing a halt instruction causes a halt in the execution of the program executing on the default number of PE (set using the 'L' option). This enables a snapshot of the results at a given time to be obtained, when the dump option ('D') is issued. The halt state is maintained by a variable
called the global_halt_flag, which is set on receipt of the halt message. In the halt state all interrupt requests are still dealt with, but as long as the global_halt_flag remains set calculations are frozen.

DUMP (option D)

On issuing a dump request the (already halted) array elements have the data at the nodes of the processing mesh extracted using the get address procedure of the Laplace program, from within the multiprocessor operating system. The array results extracted are sent to the master processor as blocks of data (the number of blocks depending on the size of the mesh) which are then displayed on the screen; an option also exists to store the results on a floppy disk. Further modifications of the program may enable communication to be established with a mainframe computer enabling results to be post processed and graphical output obtained.

CONIINUE (option C)

The continue instruction instructs all PEs previously loaded with the 'L' option, and currently in the halt state, to continue.

OPEN OUIPUT FILE (option V)

This option opens a file on disc ( called R.PL9 ) to which any dumped results will be output, as well as echoed to the screen. The disc must not already contain this file as the overseer will not overwrite an existing file.

This option should be issued after the results have all been dumped to the results file, to ensure the correct closure of the file.

## SINGLE LOAD (option W)

This instruction is a load to a specific PE. It is similar to the option (L) except that the user is prompted not for the number of PEs to be loaded, but the unique number of the PE to be loaded.

RUN (option R)

This option will run a previously loaded program, whose execution may start at any valid start location within a PEs RAM. The user is first prompted for the number of PES on which a program is to be run. The user is then prompted for the start address within that processing element at which execution will begin.

## SINGLE RUN (option S)

This option allows the execution of a program in a single $P E$, where the start address for execution is assumed to be $\$ B 000$. The user is prompted for the number (in hex) of the processing element on which the user wishes to run a program.

This allows a single PE to be told to continue from a halted state. The user is prompted for the unique number of the processor in which the option is to be effected.

## COMPASS (option $P$ )

A small procedure showing the directions North, East, South and West orientations of the PEs of the array, as they relate to the master processor.

QUIT (option J)

This option jumps out of the overseer program and back to the point where the MICROBOX II had just loaded FLEX.

REFRESH (option F)

This option clears the screen of any messages or information which are no longer needed.

SILENT RUNNING (option Q)

This option speeds up the time taken to load large programs or when the results of a large field problem are being dumped. This is achieved by turning off the status messages displayed on the V.D.U., the same option can also turn back on the status message display.

CHAPTER 5

## CHAPTER 5

## RESULTS

### 1.0 INIRODUCTION

The results of this chapter appear under the following headings:

### 2.0 Processing array data tests

3.0 Problem convergence tests
4.0 Relative performance of the multiprocessor array.

Each section describes the results it contains, and the salient features of the results are identified. Section 2.0 is designed to show the speedup of the 16 PE system over a single processor system with respect to the number of calculations that can be performed within a given time. Section 3.0 is designed to show the speedup of the 16 PE system with respect to the rate at which problem solution occurs. Finally, section 4.0 compares the performance of the 16PE system to that of some commercially available machines.

The method by which speedup figures are calculated are detailed for the initial set of results, this method is then followed in subsequent sections where stated.

### 2.0 PROCESSING ARRAY DATA TESTS

multiprocessor system, with regard to its potential processing power over a single PE, by analysis of its ability to perform a set number of iterative passes over the data of a given problem.

This section is sub-divided as follows:
2.1 Displays the initial results for speedups;
2.2 Validation of the method used to obtain speedup figures;
2.3 Displays the speedups obtained from an optimized program;
2.4 Displays the optimized results compared to those of an independent system (still based on the same microprocessor).

Speedup has been defined to be the increase in processing power of a number of processors over that of a single processor. In terms of the data of this chapter this can be interpreted as the benefit gained by a multiprocessor system over that of a single PE ; or simply the ratio of the time taken to obtain a solution (or to arrive at a predefined state of solution) on the multiprocessor system to the time taken on one PE.

### 2.1 Initial results

The program of listing 4 was used to obtain the times for five passes of the solution algorithm over various problem sizes, enabling a speedup figure based on the ratio of time taken (as defined above) to be calculated. The times for five passes over various problem sizes can be seen in table 5.1.

| data size | 1 PE | 4 PE | 9 PE | 16PE |
| :---: | :---: | :---: | :---: | :---: |
| $12 \times 12$ | 3.55 | 1.37 | 1.13 | 0.74 |
| $24 \times 24$ | 15.8 | 5.65 | 3.77 | 2.28 |
| $36 \times 36$ | 37.36 | 13.15 | 8.25 | 4.82 |
| $48 \times 48$ | 68.3 | 23.9 | 14.5 | 8.5 |
| $60 \times 60$ | 114.1 | 37.1 | 21.2 | 12.2 |
| $72 \times 72$ | 167.0 | 55.1 | 32.2 | 18.2 |
| $84 \times 84$ |  | 75.7 | 43.7 | 24.7 |
| $96 \times 96$ |  | 99.1 | 56.8 | 32.3 |
| $108 \times 108$ |  | 126.6 | 71.1 | 40.8 |
| $120 \times 120$ |  | 156.0 | 88.9 | 50.2 |
| $132 \times 132$ |  | 190.5 | 107.4 | 60.6 |
| 144×144 |  | 228.0 | 127.7 | 72.0 |
| $156 \times 156$ |  |  | 149.7 | 84.5 |
| 168x168 |  |  | 173.0 | 96.3 |
| $180 \times 180$ |  |  | 200.0 | 112.3 |
| $192 \times 192$ |  |  | 226.5 | 128.3 |
| 204×204 |  |  | 256.0 | 144.1 |
| $216 \times 216$ |  |  | 287.0 | 161.6 |
| $228 \times 228$ |  |  |  | 180.2 |
| $240 \times 240$ |  |  |  | 199.0 |
| $252 \times 252$ |  |  |  | 220.4 |
| 264x264 |  |  |  | 241.4 |
| $276 \times 276$ |  |  |  | 263.4 |
| $288 \times 288$ |  |  |  | 286.4 |
|  |  |  |  |  |

TABLE 5.1 Five pass time (s) of initial program

Rather than use these results directly it is useful to create a figure which can be used for comparison purposes between different sets of results. The average time for one pass of the data is therefore taken. Table 5.2 shows the average pass times corresponding to the data of table 5.1.

| array size | 1 PE | 4 PE | 9 PE | 16PE |
| :---: | :---: | :---: | :---: | :---: |
| $12 \times 12$ | 0.71 | 0.27 | 0.23 | 0.15 |
| $24 \times 24$ | 3.16 | 1.13 | 0.75 | 0.46 |
| $36 \times 36$ | 7.47 | 2.63 | 1.65 | 0.96 |
| $48 \times 48$ | 12.1 | 4.8 | 2.9 | 1.7 |
| $60 \times 60$ | 22.8 | 7.42 | 4.2 | 2.4 |
| $72 \times 72$ | 33.3 | 11.0 | 6.4 | 3.6 |
| 84×84 |  | 15.1 | 8.7 | 4.9 |
| $96 \times 96$ |  | 19.8 | 11.3 | 6.5 |
| 108x108 |  | 25.2 | 14.2 | 8.1 |
| $120 \times 120$ |  | 31.2 | 17.8 | 10.0 |
| $132 \times 132$ |  | 38.1 | 21.4 | 12.1 |
| $144 \times 144$ |  | 45.6 | 25.4 | 14.4 |
| $156 \times 156$ |  | . | 29.8 | 16.8 |
| $168 \times 168$ |  |  | 34.6 | 19.2 |
| $180 \times 180$ |  |  | 40.0 | 22.4 |
| $192 \times 192$ |  |  | 45.3 | 25.6 |
| 204x204 |  |  | 51.2 | 28.8 |
| $216 \times 216$ |  |  | 57.4 | 32.2 |
| $228 \times 228$ |  |  |  | 36.0 |
| 240x240 |  |  |  | 39.8 |
| $252 \times 252$ |  |  |  | 44.1 |
| 264x264 |  |  |  | 48.3 |
| $276 \times 276$ |  |  |  | 52.7 |
| $288 \times 288$ |  |  |  | 57.3 |
|  |  |  |  |  |

TABLE 5.2 Average pass time (s)

Because the 16PE system has sixteen times the amount of memory as one of the component $P E$, it is not always possible to obtain speedup figures directly for large problem sizes - using the ratio of the time taken for a solution on a number of PESto the time taken on 1PE. Memory restrictions preclude the solution of large problems on a relatively small number of PEs, these restrictions can be clearly seen as gaps in the results displayed in table 5.1. In order for speedup figures (based on the above ratio) to be calculated, some means of extrapolating the results for the memory restricted cases above must be used.

Logarithmic plots of the average pass time against problem size for a given architecture, show a high degree of correlation. Figures 5.1, 5.2 and 5.3 display this relationship for $1 \mathrm{PE}, 4 \mathrm{PEs}$ and 9PEs respectively. The equations relating the average pass time ( $t$ ) to the number of points ( $p$ ), along one edge of the problem mesh, derived from these relationships are found to be:

$$
\begin{array}{ll}
1 \mathrm{PE} & \mathrm{t}=-\frac{\mathrm{p}^{2.15}}{2} \frac{15}{5} . \overline{12} \\
4 \mathrm{PE} & \mathrm{t}=-\frac{\mathrm{p}^{2.06}}{12} \frac{1}{2.55} \\
9 \mathrm{PE} & \mathrm{t}=-\frac{\mathrm{p}^{2.00}}{812 . \overline{8} \overline{3}}
\end{array}
$$

The high degree of correlation between $t$ and $p$ justifies the use of the above equations in the extrapolation of the values for $t$, for which the available memory within the architecture prevents solution.

The logarithmic relationship of $t$ against $p$ for the data of the 16PE case in table 5.2 can be seen in appendix $E$. This verifies that the linearity observed also occurs in the 16PE system and reinforces the justification of the above equations for use in the extrapolation of data.

Table 5.3 shows the average pass time for the range of architectures and problem sizes (with extrapolated values indicated).

RELATIONSHIP OF PASS TIME TO NO. OF POINTS


FIGURE 5.1 AVERAGE PASS TIME AGAINST
THE NUMBER OF MESH POINTS FOR 1PE

RELATIONSHIP OF PASS TIME TO NO. OF POINTS


FIGURE 5.2 AVERAGE PASS TIME AGAINST THE NUMBER OF MESH POINTS
FOR 4PES

RELATIONSHIP OF PASS TIME TO NO. OF POINTS


FIGURE 5.3 AVERAGE PASS TIME AGAINST THE NUMBER OF MESH POINTS FOR 9PES

| array size | 1 PE | 4 PE | 9 PE | 16 PE |
| :---: | :---: | :---: | :---: | :---: |
| $12 \times 12$ | 0.71 | 0.27 | 0.23 | 0.15 |
| $24 \times 24$ | 3.16 | 1.13 | 0.75 | 0.46 |
| $36 \times 36$ | 7.47 | 2.63 | 1.65 | 0.96 |
| $48 \times 48$ | 13.6 | 4.8 | 2.9 | 1.7 |
| $60 \times 60$ | 22.8 | 7.42 | 4.2 | 2.4 |
| $72 \times 72$ | 33.3 | 11.0 | 6.4 | 3.6 |
| $84 \times 84$ | 46.4 | 15.1 | 8.7 | 4.9 |
| $96 \times 96$ | 61.9 | 19.8 | 11.3 | 6.5 |
| $108 \times 108$ | 79.7 | 25.2 | 14.2 | 8.1 |
| $120 \times 120$ | 100.0 | 31.2 | 17.8 | 10.0 |
| $132 \times 132$ | 122.8 | 38.1 | 21.4 | 12.1 |
| $144 \times 144$ | 148.1 | 45.6 | 25.4 | 14.4 |
| $156 \times 156$ | 175.8 | 53.8 | 29.8 | 16.8 |
| $168 \times 168$ | 206.3 | 62.7 | 34.6 | 19.2 |
| $180 \times 180$ | 392.2 | 72.2 | 40.0 | 22.4 |
| $192 \times 192$ | 274.8 | 82.5 | 45.3 | 25.6 |
| $204 \times 204$ | 313.1 | 93.5 | 51.2 | 28.8 |
| $216 \times 216$ | 354.1 | 105.2 | 57.4 | 32.2 |
| $228 \times 228$ | 397.7 | 117.6 | 63.9 | 36.0 |
| $240 \times 240$ | 444.0 | 130.7 | 70.9 | 39.8 |
| $252 \times 252$ | 493.2 | 144.5 | 78.1 | 44.1 |
| $264 \times 264$ | 545.0 | 159 | 85.7 | 48.3 |
| $276 \times 276$ | 599 | 174.3 | 93.7 | 52.7 |
| $288 \times 288$ | 657 | 190.3 | 102.0 | 57.3 |$|$

TABLE 5.3 Average pass time (s)

From the data of Table 5.3, Table 5.4 shows the corresponding speedup figures based on the time taken for the same problem size by one PE.

| array size | 1 PE | 4 PE | 9 PE | 16 PE |
| :---: | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $12 \times 12$ | 1 | 2.63 | 3.08 | 4.73 |
| $24 \times 24$ | 1 | 2.79 | 4.21 | 6.87 |
| $36 \times 36$ | 1 | 2.84 | 4.53 | 7.78 |
| $48 \times 48$ | 1 | 2.83 | 4.68 | 8.0 |
| $60 \times 60$ | 1 | 3.07 | 5.43 | 9.5 |
| $72 \times 72$ | 1 | 3.03 | 5.2 | 9.25 |
| $84 \times 84$ | 1 | 3.07 | 5.33 | 9.46 |
| $96 \times 96$ | 1 | 3.13 | 5.47 | 9.52 |
| $108 \times 108$ | 1 | 3.16 | 5.61 | 9.83 |
| $120 \times 120$ | 1 | 3.2 | 5.62 | 10.0 |
| $132 \times 132$ | 1 | 3.22 | 5.74 | 10.15 |
| $144 \times 144$ | 1 | 3.25 | 5.83 | 10.3 |
| $156 \times 156$ | 1 | 3.26 | 5.89 | 10.46 |
| $168 \times 168$ | 1 | 3.29 | 5.96 | 10.74 |
| $180 \times 180$ | 1 | 3.31 | 5.98 | 10.7 |
| $192 \times 192$ | 1 | 3.33 | 6.06 | 10.73 |
| $204 \times 204$ | 1 | 3.35 | 6.11 | 10.87 |
| $216 \times 216$ | 1 | 3.36 | 6.17 | 11.0 |
| $228 \times 228$ | 1 | 3.38 | 6.22 | 11.04 |
| $240 \times 240$ | 1 | 3.39 | 6.27 | 11.15 |
| $252 \times 252$ | 1 | 3.41 | 6.31 | 11.18 |
| $264 \times 264$ | 1 | 3.42 | 6.36 | 11.2 |
| $276 \times 276$ | 1 | 3.43 | 6.39 | 11.4 |
| $288 \times 288$ | 1 | 3.45 | 6.44 | 11.46 |
|  |  |  |  |  |

TABLE 5.4 Speedups (relative to performance of 1 PE )

This data is displayed three-dimensionally in figure 5.4, which shows speedup as a function of architecture size and the size of the problem. The speedup figures can be seen to fall of dramatically, as expected, for problem sizes where contentions are more frequent (i.e. in the region where $\mathrm{p}^{2}<20000$ ). The speedup can be seen to be an almost linear function of the number of $P E$ for values of $p^{2}$ out of the severely degraded zone.

The data may also be viewed in relation to the ideal, in figure 5.5. The relationship of speedup with the number of PEs can again be seen to be linear (for $\mathrm{p}^{2}>20000$ ).

The best performance of the 16 PE system is $28 \%$ less than the ideal and $24 \%$ less than the value predicted in chapter 2. The reason for this


FIGURE 5.4 SPEED
NUMBER OF PES FUNCTION OF THE PROBLEM MESH THE SIZE OF
speedups relative to ipe for a range of problems


FIGURE 5.5 SPEEDUP AS A FUNCTION OF THE NUMBER OF PES, FOR A RANGE OF PROBLEM SIZES
unexpectedly severe degradation in performance and the method by which an improvement was made is discussed in chapter 6 . Improved results were obtained using an optimized program the results of which may be seen in section 2.3.

### 2.2 Validation of the method used to obtain speedup figures

It could be argued that taking the time for 5 passes over the data may not be truly representative of the shared memory switching, which occurs when running programs with run times of several hours. In order to check that taking the times for 5 passes of the data is truly representative of the shared memory switching which takes place for longer run times, a further experiment was undertaken.

The time taken to pass 16 times over the data for a problem mesh size where $\mathrm{p}=60$ was taken. This data and the corresponding results of the 5 pass time case can be seen in table 5.5, where the average pass time can be seen enclosed in parenthesis.

| $\begin{gathered} \text { grid size } \\ 60 \times 60 \end{gathered}$ | 16 pass time (s) | 5 pass time (s) |
| :---: | :---: | :---: |
| 1PE | $\begin{array}{r} 353.6 \\ (22.1) \end{array}$ | $\begin{array}{r} 114.1 \\ (22.8) \end{array}$ |
| 4PE | $\begin{gathered} 123.4 \\ (7.77) \end{gathered}$ | $\begin{array}{r} 37.1 \\ (7.42) \end{array}$ |
| 9PE | $\begin{array}{r} 69.9 \\ (4.37) \end{array}$ | $\begin{array}{r} 21.2 \\ (4.24) \end{array}$ |
| 16PE | $\begin{array}{r} 39.7 \\ (2.48) \end{array}$ | $\begin{array}{r} 12.2 \\ (2.44) \end{array}$ |

TABLE 5.516 and 5 Pass times

Figure 5.6 displays the average pass times of the data for the 5 and 16 pass case. The average pass times of the 5 pass case are all within $4 \%$ of the corresponding time for the 16 pass case. The error in obtaining the pass time data is estimated at $2 \%$, since readings were obtained from a hand operated stop watch activated by changes in processors status, as indicated on the status monitor board. Within the $2 \%$ tolerance the pass times of the 5 and 16 pass data agree with each other, which implies that any error is zero or negligible. Since any error should be consistent in all cases and as speedup is calculated as a ratio of two average pass times, any errors in the average pass times that do exist should be cancelled out during the calculation of the speedup. The method of obtaining speedup figures can therefore be said to be valid.

### 2.3 Optimized results

The speedup figures of section 2.1 were less than had been predicted in chapter 2. The larger than expected degradation in the speedup figures was due to the get_address procedure (described in chapter 4), the details of why this was the case are discussed in chapter 6. A more efficient version of this procedure was written, the details of which are again left until chapter 6 , and the tests of section 2.1 re-run.

Appendix $F$ contains the results of the re-run using the optimized program, following the method of section 2.1 to enable a table of average pass times to be found, from which the speedup figures of table 5.6 are calculated.

COMPARISON OF aVERAGE PASS TIME


FIGURE 5.6 COMPARISON OF AVERAGE PASS TIMES FOR 16 AND 5 PASSES OVER THE DATA

| size | 1PE | 4 PE | 9PE | 16 PE |
| :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $12 \times 12$ | 1 | 2.76 | 4.24 | 5.54 |
| $24 \times 24$ | 1 | 3.18 | 5.50 | 10.58 |
| $36 \times 36$ | 1 | 3.26 | 6.61 | 11.30 |
| $48 \times 48$ | 1 | 3.29 | 6.65 | 11.90 |
| $60 \times 60$ | 1 | 3.27 | 6.95 | 12.30 |
| $72 \times 72$ | 1 | 3.28 | 7.03 | 12.42 |
| $84 \times 84$ | 1 | 3.31 | 7.10 | 12.69 |
| $96 \times 96$ | 1 | 3.33 | 7.24 | 12.68 |
| $108 \times 108$ | 1 | 3.34 | 7.33 | 13.03 |
| $120 \times 120$ | 1 | 3.36 | 7.40 | 13.11 |
| $132 \times 132$ | 1 | 3.38 | 7.46 | 13.20 |
| $144 \times 144$ | 1 | 3.39 | 7.50 | 13.30 |
| $156 \times 156$ | 1 | 3.41 | 7.56 | 13.43 |
| $168 \times 168$ | 1 | 3.41 | 7.62 | 13.50 |
| $180 \times 180$ | 1 | 3.42 | 7.65 | 13.60 |
| $192 \times 192$ | 1 | 3.41 | 7.69 | 13.68 |
| $204 \times 204$ | 1 | 3.43 | 7.73 | 13.74 |
| $216 \times 216$ | 1 | 3.44 | 7.75 | 13.78 |
| $228 \times 228$ | 1 | 3.45 | 7.99 | 13.87 |
| $240 \times 240$ | 1 | 3.45 | 7.77 | 13.93 |
| $252 \times 252$ | 1 | 3.46 | 7.85 | 13.98 |
| $264 \times 264$ | 1 | 3.47 | 8.02 | 14.04 |
| $276 \times 276$ | 1 | 3.47 | 7.91 | 14.09 |
| $288 \times 288$ | 1 | 3.47 | 7.95 | 14.10 |

Table 5.6 Speedup figures (optimized program)

This data can be viewed three-dimensionally in figure 5.7, which shows speedup as a function of architecture (i.e. the number of processing elements) and problem size ( $\mathrm{p}^{2}$ ). Degradation can be seen in the region where $\mathrm{p}^{2}<10000$, again due to the increased number of contentions which are seen at PE boundaries. The actual shape of the surface is similar to that of figure 5.4, but the magnitudes of the speedups are much improved (seen more clearly in figure 5.8).


FIGURE 5.7 SPEEDUP AS A FUNCTION OF THE NUMBER OF PES AND THE SIZE OF THE PROBLEM MESH

SPEEDUPS RELATIVE TO IPE FOR A RANGE OF PROBLEMS


FIGURE 5.8 SPEEDUP AS A FUNCTION OF THE
NUMBER OF PES, FOR A RANGE OF PROBLEM SIZES

Figure 5.8 shows the speedup for selected problem sizes, with the ideal speedup shown for reference. The performance of the array can be seen to be linear, for values of $p$ which take the multiprocessor out of the area of severe degradation. This linear trend displays no sign of falling off as the number of PEs increases, and achieves a speedup $88 \%$ that of the ideal, and $94 \%$ of the value predicted in chapter 2.

### 2.4 Comparison with independent computer based on the same processor

In order that the performance of the multiprocessor system can be judged with reference to an independent computer (still based on the same processor) and not just to a component PE of the machine, the same tasks performed by the multiprocessor were performed by a MICROBOX II (a MC6809E based microcomputer).

The storage of data within the MICROBOX II does not need a 'get_address' procedure, since there is no shared memory and data does not need to pass to any other system. The tasks of the previous section were performed on the MICROBOX II with the data held in a two-dimensional array constructed as suggested by WINDRUSH [94]. Without the overhead of a 'get_address' procedure the results for the MICROBOX II are expected to be faster than those of a component PE of the multiprocessor, as a result of which the speedup figures of the multiprocessor are expected to be lower.

Appendix $G$ contains the results of running the same problems on the MICROBOX II, and the processing of these results needed to produce a table of average pass times (extrapolated where necessary). The speedup figures are calculated, as before, as the ratio of the average pass time of a single $P E$ to that of the multiprocessor. The average pass times of the
multiprocessor are those of the previous section (using the optimized program), the single PE in this case is taken to be the MICROBOX II (whose average pass times are those in appendix G), from which the speedup figures of table 5.7 are obtained.

| size | 1PE | 4PE | 9 PE | 16 PE |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
| $12 \times 12$ | 0.78 | 2.16 | 3.31 | 4.32 |
| $24 \times 24$ | 0.81 | 2.59 | 4.52 | 8.61 |
| $.36 \times 36$ | 0.82 | 2.66 | 5.4 | 9.29 |
| $48 \times 48$ | 0.81 | 2.69 | 5.44 | 9.79 |
| $60 \times 60$ | 0.82 | 2.71 | 5.7 | 10.13 |
| $72 \times 72$ | 0.83 | 2.72 | 5.81 | 10.26 |
| $84 \times 84$ | 0.82 | 2.75 | 5.94 | 10.46 |
| $96 \times 96$ | 0.82 | 2.76 | 5.98 | 10.47 |
| $108 \times 108$ | 0.83 | 2.79 | 6.07 | 10.78 |
| $120 \times 120$ | 0.82 | 2.81 | 6.13 | 10.86 |
| $132 \times 132$ | 0.83 | 2.82 | 6.19 | 10.96 |
| $144 \times 144$ | 0.83 | 2.83 | 6.23 | 11.09 |
| $156 \times 156$ | 0.83 | 2.84 | 6.29 | 11.17 |
| $168 \times 168$ | 0.83 | 2.85 | 6.34 | 11.25 |
| $180 \times 180$ | 0.83 | 2.84 | 6.37 | 11.35 |
| $192 \times 192$ | 0.83 | 2.87 | 6.4 | 11.42 |
| $204 \times 204$ | 0.83 | 2.87 | 6.45 | 11.47 |
| $216 \times 216$ | 0.84 | 2.89 | 6.48 | 11.53 |
| $228 \times 228$ | 0.84 | 2.89 | 6.51 | 11.61 |
| $240 \times 240$ | 0.84 | 2.90 | 6.5 | 11.66 |
| $252 \times 252$ | 0.84 | 2.90 | 6.59 | 11.73 |
| $264 \times 264$ | 0.84 | 2.91 | 6.61 | 11.77 |
| $276 \times 276$ | 0.84 | 2.92 | 6.64 | 11.82 |
| $288 \times 288$ | 0.84 | 2.92 | 6.67 | 11.83 |
| 1 |  |  |  |  |

Table 5.7 Speedup of the multiprocessor based on the performance of an independent microcomputer

This data may be viewed three-dimensionally in figure 5.9 , which shows speedup as a function of architecture (the number of processing elements) and problem size $\left(p^{2}\right)$. Again for values of $p^{2}>10000$ linearity of speedup with the number of PEs is observed, and severe degradation for $p^{2}<10000$ as in the previous section.

The effect of the MICROBOX II not having the overhead of a 'get address'

$\begin{aligned} & \text { FIGURE } 5.9 \text { SPEEDUP AS A FUNCTION OF THE } \\ & \text { NUMBER OF PES AND THE SIZE OF } \\ & \text { THE PROBLEM MESH }\end{aligned}$
procedure can be seen in table 5.7, where 1 PE is an average of $17 \%$ slower than the miCROBOX. This is also reflected in figure 5.10 where the maximum speedup is degraded to $74 \%$ of the ideal (compared to the $88 \%$ figure when based on a component PE). However, the linear speedup with the number of PE (for large p) can be seen clearly, and as in all cases to date shows no sign of falling off with an increased number of PE.

### 3.0 PROBLEM CONVERGENCE TESTS

Chapter 6 discusses the possibility of a multiprocessor increasing the stability of a field equation solving algorithm, and links this with the rate at which values propagate across a problem mesh and the time taken to reach a solution. Program 5 is designed to test the multiprocessors ability to speedup the time to a solution. The program is described in chapter 4 and runs the same Laplace problem as before, but the times taken in this case are those of the multiprocessor reaching a predefined state of solution (in this case when all nodal data points are above $22.2 \%$ of the prescribed boundary value).

The speedup figures of this section therefore reflect the speedup of the multiprocessor system based on problem solution time, rather than in the previous section where speedup was that of the increase in pure processing power.

This section is further divided into two sections:
3.1 Examines the speedup based on problem solution times of the multiprocessor, when compared to the performance of a component PE.

SPEedups relative to ipe for a range of problems


FIGURE 5. 10 SPEEDUP AS A FUNCTION OF THE NUMBER OF PES, FOR A RANGE OF PROBLEM SIZES
3.2 Examines the speedup based on problem solution times of the multiprocessor, when compared to the performance of an independent microcomputer - the MICROBOX II.

### 3.1 Speedups based on problem solution times with reference to a component PE of the multiprocessor array

The data of this section is obtained when running program 5 (described in chapter 4) on the multiprocessor array. The times are obtained, in different architectures for varying problem sizes, to reach a state of solution where all nodes have reached an arbitrary value (in this case $22.2 \%$ of the boundary value). These times will be representative of the actual time taken to completely solve the problem. Appendix H contains the results and the subsequent processing of the results using the method of section 2.1 (extrapolating where necessary) for the times taken to reach this state of solution on the multiprocessor. This enables the speedup figures of table 5.8 to be calculated.

Once the extrapolating equations are found they are checked by using them to predict solution times for problem sizes, which are then validated by running the program. In the case of the 16 PE system validation of the equation was achieved in the prediction of a run time of 50 hours and 32 minutes with an accuracy of $0.7 \%$.

| size | 1PE | 4PE | 9PE | 16PE |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $24 \times 24$ | 1 | 3.29 | 6.75 | 11.41 |
| $36 \times 36$ | 1 | 3.27 | 7.15 | 12.32 |
| $48 \times 48$ | 1 | 3.30 | 7.21 | 12.74 |
| $72 \times 72$ | 1 | 3.31 | 7.42 | 13.24 |
| $144 \times 144$ | 1 | 3.33 | 7.88 | 14.54 |
| $216 \times 216$ | 1 | 3.33 | 8.16 | 15.36 |
| $288 \times 288$ | 1 | 3.34 | 8.36 | 15.97 |

Table 5.8 Problem convergence speedups based on the performance of a component PE

This data can be seen in figure 5.11, where speedup can be seen as a function of the number of processing elements and the size of the problem mesh. Degradation can again be seen in the region where where the value of p is small, but the speedup figures obtained (for larger numbers of PE and large p) are almost that of the ideal linear speedup (where the ideal is that of the increase in pure processing power). In the case where $\mathrm{p}=288$ the speedup obtained for 9PE is within $7.2 \%$ of this ideal and for 16PE within $0.2 \%$.

A more important result becomes apparent, when analysing the shape of the relationship seen between speedup and the number of PEs. It can be seen that the speedup is not linear but appears such that;

$$
\begin{aligned}
& \qquad \frac{\partial S}{\partial N} \propto N^{c} \\
& \text { for large } p \text { where } \mathrm{c} \text { is an unknown constant }>1 \\
& \mathrm{~S} \text { is the speedup } \\
& \mathrm{N} \text { is the number of PEs. }
\end{aligned}
$$

There is no sign of the relationship of speedup to the number of PEs falling off for larger values of PE . In fact if this equation holds true it is conceivable that speedups greater than that expected by the increase in pure processing power alone may be achieved, in respect of the time taken

SPEEDUPS RELATIVE TO IPE FOR A RANGE OF PROBLEMS


FIGURE 5.11 SPEEDUP AS A FUNCTION OF THE NUMBER OF PES, FOR A RANGE OF PROBLEM SIZES
to solve a problem. This can be shown if the actual time for the 16 PE system running the $\mathrm{p}=288$ problem is used, rather than the result obtained from the line of best fit. In this case a speedup figure of 16.08 was achieved (see appendix H), which is slightly above this 'ideal'. At this stage the accuracy of the extrapolation for the time taken by 1PE may be questioned (not the 16 PE case as this has been verified), but there is no evidence of these relationships breaking down in the work which has been conducted, and even if a slight error did exist the shape of the relationships would still be similar.

The above relationship of the slope of the curve implies that the more PEs there are, the greater the benefit of the multiprocessor system. The relationship quoted is only true when the system is out of the area of performance where severe degradation takes place, which would indicate that for a set size of problem an optimum size of architecture could be found to speed up the solution.

The processing power of such a multiprocessor architecture with speedup not falling off with the number of PEs is, in theory, infinite! On the basis of problem solution time, an ideal relationship for speedup (where the ideal is based on the increase in pure processing power of the system) is the minimum speedup obtainable for problems where $p$ is large. With such an architecture a system aiming for infinite performance would not be shelved for the usual reason of diminishing returns, as every extra $£$ buys at least the same performance as the last.

### 3.2 Problem convergence of the multiprocessor system compared with an independent system

In order to compare the performance of the multiprocessor with an independent system, the times were taken for the MICROBOX II when running a PL9 suggested construct of the previous task, for similar problem sizes. These can be seen in appendix $I$, along with the processing of results necessary to obtain a table of solution times (extrapolated where necessary) for the problem sizes of the previous section.

The multiprocessor solution times are obtained in section 3.1. Table 5.9 shows the speedup figures of the multiprocessor array based on the performance of the MICROBOX II (from appendix I).

| array size | 1 PE | 4 PE | 9 PE | 16 PE |
| :---: | ---: | :--- | :--- | ---: |
|  |  |  |  |  |
| $24 \times 24$ | 0.84 | 2.78 | 5.71 | 9.64 |
| $36 \times 36$ | 0.85 | 2.79 | 6.08 | 10.49 |
| $48 \times 48$ | 0.87 | 2.87 | 6.23 | 11.08 |
| $72 \times 72$ | 0.87 | 2.88 | 6.52 | 11.84 |
| $144 \times 144$ | 0.91 | 3.01 | 7.24 | 13.76 |
| $216 \times 216$ | 0.92 | 3.06 | 7.63 | 14.90 |
| $288 \times 288$ | 0.93 | 3.10 | 7.93 | 15.70 |
|  |  |  |  |  |

Table 5.9 Speedups of the multiprocessor array based on the performance of the MICROBOX II

Plotting the data as before, figure 5.12 shows the speedup of the array relative to the MICROBOX II, for a range of problem sizes and architectures. The same characteristics as figure 5.11 can be seen. At high values of $p$ the performance of the 16PE array is only slightly degraded from the values of the previous section, even though the speedups are based on the performance of the MICROBOX II (running without the overhead of a 'get_address' procedure). Speedup appears to be more dependent on the

SPEEDUPS RELATIVE TO iPE fOR a Range of problems


FIGURE 5.12 SPEEDUP AS A FUNCTION OF THE NUMBER OF PES, FOR A RANGE OF PROBLEM SIZES
number of $\mathrm{PE}_{\Lambda}^{\mathrm{S}}$ and less on performance of the base system. This, and the fact that the shape of the relationship between speedup and the number of PEs is similar to the results of the previous section, would seem to support the hypothesis that:

$$
\begin{gathered}
\frac{\partial S}{\partial N} \propto N^{C} \\
\text { (symbols previously defined) }
\end{gathered}
$$

### 4.0 RELATIVE PERFORMANCE OF THE MULTIPROCESSOR ARRAY

This section is designed to display the performance of the multiprocessor system in relation to commercially available machines, with regards to performance criterion. Two criterion are investigated; firstly a straight forward comparison of performance and secondly a comparison is made on the cost of that performance. The bench mark being run on all machines in this section is the Laplace solver, with a problem size of $288 \times 288$ nodes (or an estimate, where indicated, of the performance at this size of problem), since the best performance of the multiprocessor array occurred for this problem size.

Programs were developed in the FORTRAN language as specified in chapter 4, all using the same algorithm for the solution of the field equation ${ }^{1}$. The solution times on these systems can be seen in table 5.10.

[^6]| MACHINE | TIME TO SOLUTION |
| :---: | ---: |
| MICROBOX | 2720982 s |
| *OLIVETTI M24 | 276307 s |
| 16PE | 183143 s |
| PRIME | 27720 s |
| ** VAX 780 | 10470 s |
| VAX 785 | 5983 s |
| VAX 8600 | 2356 s |
|  |  |

Table 5.10 Time to solution

* estimated from the data in appendix $J$.
** estimated from a Digital Equipment Corporation (DEC)
bench mark.

The corresponding performance of the above systems relative to the 16 PE system, and the cost of the machine, can be seen in table 5.11.

| MACHINE | PERFORMANCE RELATIVE TO THE 16PE MACHINE | $\operatorname{COST}(1000 £)$ | PERFORMANCE / COST (x0.001 £ |
| :---: | :---: | :---: | :---: |
| * BBC (B+) | 0.025 | 0.3 | 0.0833 |
| MICROBOX II | 0.0625 | 0.35 | 0.1785 |
| ** OLIVETTI M24 | 0.6628 | 2.5 | 0.265 |
| 16PE SYSTEM | 1.0000 | 1.95 | 0.5128 |
| PRIME | 6.61 | 70.00 | 0.0944 |
| VAX 780 | 17.6 | 100.00 | 0.1760 |
| VAX 785 | 30.9 | 150.00 | 0.206 |
| VAX 8600 | 77.2 | 250.00 | 0.308 |

Table 5.11 Performance of commercially available machines compared to that of the multiprocessor

* an estimated performance based on comparisons made at low values of $p$ using interpreted BASIC (not compiled)
code.
** estimate based on the work in appendix $J$, which follows a similar method to that used throughout the chapter to estimate the time taken for the OLIVETTI M24.

Performance data may be seen as a function of cost in figure 5.13, where the performance bandwith of commercially available machines is indicated by hatching. The performance of the multiprocessor lies outside this band at a level where the graph indicates that a more expensive machine would normally be needed to achieve this performance. Chapter 6 discusses the possibility of using more powerful processors, creating a new area of performance in which multiprocessor systems would operate at levels higher than would usually be available for this price.

The performance/cost as a function of cost can be seen graphically in figure 5.14, which indicates the benefits that a correctly chosen architecture can have for a multiprocessor system. The multiprocessor system offers a much higher performance per unit cost (more than 1.5 times that of its nearest rival) than the other systems displayed. Chapter 6 discusses how the performance/cost ratio is affected by increasing the power of the PEs and the possible competition from relatively cheap Restricted Instruction Set Computers (RISCs).

PERFORMANCE AGAINST COST (RELATIVE TO 16PE SYSTEM)


FIGURE 5.13 PERFORMANCE AGAINST COST

PERFORMANCE/COST AGAINST COST


FIGURE 5.14 PERFORMANCE/COST AGAINST COST

## CHAPTER 6

## DISCUSSION

### 1.0 BACKGROUND

The reason for constructing the multiprocessor system was to demonstrate that the possibility of obtaining a linear relationship between speedup and the number of processors in the system, predicted in chapter 2 , is in fact obtainable in practise.

In order to verify this prediction a suitable bench mark had to be chosen. As the machine had been purposely built for field equations it was logical to use a field equation to test it with.

A Laplace solver was chosen as the bench mark, this would solve a square mesh problem which although seemingly trivial is nevertheless representative of other field equation types. The solution involves boundary values being defined on the edges of this square mesh and the values at nodes within the mesh being found by means of repeated iteration (as described in chapter 4) until Laplace's equation is satisfied. Various algorithms exist for the solution of Laplace's equation, some of which show more rapid convergence on a solution than the method which has been coded. In this case it is the relationship between speedup and the number of processors which is important, and not particularly the performance of the is actual algorithm, in this respect the chosen algorithm more than adequate.

The discussion of this chapter is sectioned as follows:

```
    2.0 The processing array tests
    3.0 The possibility of a system model
    4.0 The Convergence tests
    5.0 A comparison with the other machines
    6.0 Alternative architectures offered by a PE of the
        multiprocessor
```

    7.0 Possible future work.
    Each of these sections will be discussed separately.
2.0 THE PROCESSING ARRAY TESTS

### 2.1 Initial results

The investigation of chapter 2 made clear that to avoid the multiprocessor system being severely degraded, it should be operated using the largest size of problem mesh possible. This would reduce the percentage of nodes at the boundary of a PE in relation to the total number of nodes within the PE and in so doing reduce the degradation caused by shared memory accesses, since these boundary nodes are stored in shared memory. The tests performed include problem sizes where the effects of such degradation can be seen clearly, in the initial tests for a problem mesh of $12 \times 12$ nodal points the 16PE array can be seen to be degraded a level of performance achievable with less than 5PEs (a 70\% degradation). This degradation seen in figure 5.2 of the previous chapter is reproduced in figure 6.1, with this specific case of degradation highlighted.

This area of operation of the system in which degradations occur, can be seen in the three-dimensional plots of the results in chapter 5. For a
speedups relative to ipe for a range of problems


FIGURE 6.1 HIGHLIGHTED DEGRADATION
total problem size of $p^{2}$ nodes, this region of degradation can be seen to lie in the region where $\mathrm{p}^{2}<20000$ (for 16 PEs). The severe degradations occur in the region where $\mathrm{p}^{2}<5000$. In general this area of severe degradation can be avoided by ensuring that the number points on one edge of a PE boundary ( $\mathrm{p}_{\mathrm{L}}$ ) is less than $6 \%$ of the total number of nodes which that PE contains. For a problem containing a total of $p^{2}$ points, then for $a$ number of PEs ( n ):

$$
\frac{\mathrm{n}^{\frac{1}{2}}}{\mathrm{p}}<6 \% ; \text { since } \mathrm{p}_{\mathrm{L}}=\mathrm{p} /\left(\mathrm{n}^{\frac{1}{2}}\right) \text {. }
$$

Thus, a criterion has been found which should help in deciding the number of PEs on which a problem will be run for the greatest benefit (i.e. choosing the number of PEs such that the region of severe degradation is avioded).

The area of degradation occurs in all the tests of the previous chapter, but is not itself discussed again as more important findings are presented.

Out of the region where severe degradation takes place the initial results for speedup show that the predicted linear speedup can indeed be achieved. However, the initial slope of the line of the speedup did not match that predicted in chapter 2, where for example in the case of 16 PE a speedup figure of 15 was predicted, and a figure of 11.45 was being achieved (this can be seen in figure 6.2 which zooms in on figure 2.4(a) of chapter 2, in relation to the ideal and expected speedup figures). The cause of the degradation responsible for reducing the speedup figure to $72 \%$ of the ideal and $76 \%$ of the expected speeedup could only have been due to one or more of the following factors:

COMPARISION OF IDEAL, EXPECTED AND ACTUAL RESULTS


FIGURE 6.2 IDEAL, ESTIMATED AND ACTUAL PERFORMAMCE OF THE 16PE ARRAY
(a) More contention effects than expected, possibly due to the extra overhead of synchronization before a memory switch occurs;
(b) The way a problem is partitioned onto the array;
(c) Hidden overhead in the software being run;
(d) The initial prediction being wrong.

Each of these factors was assessed as to the likelihood of it being a major contribution to the degradation.
(a) Synchronization and contention problems

In order to check whether synchronization and contention effects were the (or a major) cause of the degradation witnessed, the worst case of synchronization and contention effects was considered for a given problem: When running a $288 \times 288$ mesh problem on the 16PE array each PE deals with a $72 \times 72$ array of nodes. Analysis of the algorithm reveals that, for such a problem size, a PE in the middle of the $4 \times 4$ array of PEs would make 1148 shared memory accesses in each pass of the mesh. If the maximum amount of contention possible occurred for every shared memory access (in this case $4 \times 10^{-6}$ s), then for five passes of the data $0.023 \mathrm{~s}\left(4 \times 10^{-6} \times 1148 \times 5\right)$ would be lost due to contention. Since the 5 pass time over the nodes of a mesh this size is of the order of 286 s , implying that the time lost due to contention and synchronization would be $0.008 \%$ of the time for 5 passes it was unlikely that synchronization and contention effects were the cause the problem.

To confirm the hypothesis that contention and synchronization effects were not the cause of the degradation witnessed, a $288 \times 288$ mesh of a Laplace
problem was mapped onto the 16PE array ( $72 \times 72$ nodes in each PE). A PE in the middle of the 16 PE array took 4 min 45.95 seconds to do 5 passes of the data without any contentions at its boundary (the ability to run a program on one PE alone is a special function of the overseer program [described in chapter 4]), while the same problem took 4 min 46.69 seconds with active neighbours. The difference of 0.74 s between the five pass times with and without contention and synchronization effects implies that the degradation seen in the system should be $0.26 \%(0.74 / 286.69)$, much less than the $28 \%$ witnessed in the results taken. The discrepancy 10.74 s compared with 0.023 s ) between the theoretical (maximum) and the actual effects of contention is almost certainly due to inaccuracies in timing, being about $0.25 \%$ of the run time measured. Thus, these contention and synchronization effects are not seen to be a major cause of the degradation seen.
(b) Mapping of the problem onto the array

An ideal mapping of a problem mesh onto an array of PE would result in each PE taking the same time to process the nodes it had been allocated, this would imply that each PE was doing the same amount of processing work. Partitioning of the problem between PEs is achieved by allocating sections of the mesh (each with an equal number of nodes), to a PE whose position in the PE array is analogous to the position of the section of the problem mesh with respect to the whole problem mesh. The processing time of the nodes within each PE depends on the PEs position within the PE array, since PEs at the boundary of the PE array contain a percentage of the problem boundary nodes which do not need processing. The time taken to process the other (active) nodes it contains is faster than for PEs which do not contain any (or as many) boundary nodes of the problem. It can be seen therefore that mid placed PEs take longer to pass over their respective data mesh than the outermost PEs.

The speedup figures recorded are based on the average pass times of a given size of problem on 1PE compared with that of the same problem run on a number of PEs. However, because all the timings are based on "the last PE to finish" the time recorded for a problem size where a PE in the centre of the PE array was dealing with $72 \times 72$ nodes, would effectively be that of a problem with a total of 82944 ( $72 \times 72 \times 16$ ) active nodes i.e. a total problem size of $290 \times 290$ nodes, and not the $280 \times 280$ problem from which $72 \times 72$ active nodes are mapped onto such a PE. The severe degradation witnessed in the initial results may not actually exist, but may be a consequence of the way the problem is mapped onto the PE array and the way speedup figures are calculated. If this was the case then the average pass times for a $74 \times 74$ mesh problem running on 1PE should be comparable with that of a $288 \times 288$ mesh problem running on 16PEs, since the 1PE system and one component PE of the 16PE array have the same number ( $72 \times 72$ ) of 'active' nodes.

The average pass time for the 1PE case (with a $74 \times 74$ node mesh) is 35.4 s (extrapolated from the equation given in chapter 5) and 57.3 s in the 16PE case. These times are so different they eliminate mapping as the main cause of the witnessed degradation, while indicating that overheads in the software may be responsible for the degradation.
(c) Hidden overheads in the software

The average pass times compared in the previous section for two different cases, each of which ran the same software, showed a great discrepancy in times where in theory none should exist. The software being run has a procedure (called the 'get address' procedure) used to determine the correct place in memory for the data to be accessed. The get_address procedure (seen in program 4) is frequently accessed (each time data from
the problem mesh is required), so any problem which exists here would be significant. The differences in the times seen in the previous section must have been the result of different times taken to execute the PE dependent sections of this procedure. In order for the degradation to be avoided the code had to be improved such that the time taken to run problems with the same number of active nodes, was made similar for each number of PEs the program may run on, making sure that the time taken to execute the program on a given architecture was not reduced. The updating of the get address procedure involved :

1. Byte sizing of variables as they enter the procedure to cut down the time taken for any comparisons;
2. Improved structuring the procedure, so as to minimize the time taken for an address calculation for the majority case of a node located within a PEs local memory;
3. Optimizing the source code such that the one pass PL9 compiler will produce efficient object code.

The result of these modifications was the get address procedure listed as program 4, and led to the execution time for a $288 \times 288$ problem mesh on 16PE being reduced from 57.3 s to 41.6 s (approximately a $25 \%$ reduction in run time), and to the difference between the pass times of 1PE dealing with a $74 \times 74$ mesh and a component PE of the 16PE array dealing with a $72 \times 72$ mesh (i.e. the same number of active - non boundary - nodes) being reduced from $62 \%$ to $17 \%$.

This was obviously the cause of the degradation from the predicted value. The test pin-pointed the cause of the problem enabling very significant improvements to be made.
(d) Initial prediction being wrong

Although the cause of the degradation has been established it is useful to note that the prediction of the speedup was based on contention effects, the amount of global communication and the amount of time spent in, or preparing to use, shared memory. The results of the prediction are the results of a simple probability model but are thought nevertheless to be correct, and have been shown to be close to the actual performance of the multiprocessor with the faster get_address procedure.

### 2.2 Final results

The improvement provided by the faster get_address procedure are substantial. Linear speedups are still obtained but with a gradient against the number of processors approaching that of the ideal. With the 16PE system tackling a $288 \times 288$ problem mesh the system runs at $88 \%$ of the theoretical maximum (compared with $71 \%$ in the initial case and basing speedups on one PE of the array). If the speedup figures are based on those of an independent processor (the MICROBOX II) the system performs at $73.9 \%$ ( $11.83 / 16 \times 100$ ) of the theoretical maximum. This performance is still not ideal and could possibly be improved by further optimization of the code of the get_address procedure, which may involve writing the routine in assembler.

The fact that linear speedup has been achieved is enough to justify a multiprocessor system, the cost effectiveness of which is discussed later. shows
The linearity of speedup with the number of PEs displays $\wedge^{\text {no }}$ sign at all of falling of with an increased number of PEs, as many of $\boldsymbol{\wedge}^{\text {multiprocessor }}$ architectures seen in chapter 1 would. With ever increasing performance
for increasing numbers of PEs there is no limit to the performance that multiprocessor systems can offer with the correctly chosen architecture for the problem.

### 3.0 SYSTEM MODEL

A system model capable of predicting the speedup figures for a given number of processors handling a given problem would be a very useful design tool, in that predictions of speedups could be made for numbers of processor larger than in the 16PE system here and thus help to determine the feasibility of a potential systems.

Since such a model is based on a particular type of architecture, as long as this architecture is adhered to, the speedup figure predicted would apply to a similar system based on any processor. If the speedup being predicted, for a given size of problem on a given number of PEs, could be made relative to a base machine, a relative performance model could then be created. It would then be possible for a given performance requirement and fixed number of PEs to find an appropriate processor for use as the heart of $a \operatorname{PE}$ for that requirement or alternatively, for a fixed performance requirement and processor (on which the system is based) for the number of PEs required to achieve that requirement to be found.

It is useful to investigate whether it is possible to construct a system model that would enable speedup to be calculated, knowing the number of processors in the system and the size of the problem mesh. In the previous chapter for each type of the allowable number of pes upon which a problem may be run a unique equation capable of predicting this time, based on the size of the problem mesh has been found. The general form of these equations is:

$$
t=\frac{p^{a}}{b}
$$

```
where t = time taken
    p = number of points on one side of problem mesh
    a = constant for a given architecture
    b = constant for a given architecture
```

To obtain a system model the values of ' $a$ ' and ' $b$ ' must become functions of the number of processors in the system. Collating the data available (from the initial results of chapter 5) gives:

| number of $P E$ | $a$ | $b$ |
| :---: | :---: | :---: |
|  |  |  |
| 1 | 2.08 | 296.4 |
| 9 | 2.05 | 658.8 |
| 16 | 1.90 | 1123.6 |
|  |  | 1763.3 |

TABLE 6.1 Constants for prediction

Following the success of the method by which the equations used in the extrapolation where found (through chapter 5) the method is repeated and, the data of table 6.1 can be seen plotted logarithmically in figures 6.3 and 6.4. The speedup (SU) figures within a system model can now be expressed as:

$$
\mathrm{SU}=-\frac{\mathrm{p}^{\text {power }}}{\text { cons } \overline{\mathrm{t}} \overline{\mathrm{a}} \overline{\mathrm{t}}^{-}}
$$

where $\quad$ power $=$ no of processing elements ${ }^{-0.02}$
and

```
    constant = no_of_processing_elements }\mp@subsup{}{}{0.64}\times229.2
```

change in power


FIGURE 6.3

LOGARITHMIC RELATIONSHIP OF THE POWER (A) TO THE NUMBER OF PES
change in constant


FIGURE 6.4

LOGARITHMIC RELATIONSHIP OF
THE CONSTANT (B) TO THE
NUMBER OF PES

The tabulated output for speedups, and the values of ' $a$ ' and ' $b$ ' being used for this set of equations can be seen as the output of the program "PRED" (microfiche listing 3). The three-dimensional graph of speedup as a function of the number of processors and problem size predicted by the system model can be seen in figure 6.5 to have a shape similar to that of the actual system. When comparing the actual speedups of the initial results in chapter 5 with those predicted in appendix $K$, the magnitude of the speedup figures being predicted can be seen for small problem sizes to be up to $64 \%$ in error (in the case where $p=12$ on 16PE). For larger problem sizes the error is reduced to $-5 \%$, making it possible for the present system model to be used to estimate a lower bound of speedup for any given system, but with questionable accuracy.

The error is due to the inaccuracy of the assumed linear relationship between the value of ' $a$ ' and the number of processors, this can clearly be seen in figure 6.3 to be non linear, but in the absence of a better relationship a linear approximation had to be made. If a better relationship could be found then it would be possible to enhance the predictive nature of the system model to that of the relative performance model suggested previously, where in the ideal case:

$$
R P=\frac{P P E}{P B S} \quad x \quad N P E
$$

```
where RP = The relative performance of the system to
            that of the base system
    PPE = The performance of a processing element
                        relative to a reference system
        PBS = The performance of the base system relative
            to the reference system
        NPE = The number of processing elements.
```

For the results obtained in chapter 5 for problems with a relatively large number of nodes ( p ) in the problem mesh, the results were near enough to


FIGURE 6.5 PREDICTION BY THE SYSTEM MODEL
SHOWING SPEEDUP AS A FUNCTION
OF PROBLEM SIZE AN NUMBER OF PES
the ideal for the above relationship to be used in predictions for other for
systems. It was stated that, ${ }_{\Lambda}$ the machine to operate without severe degradation the problem sizes should be kept as large as possible. For small mesh problems a system model more accurate than the one presented here must be found; this would enable the number of PES(NPE) in the above relative performance model to be adjusted accordingly, to the degradation which can result from this. This is, however, not likely to be of much interest; in practise the machines are only designed for problems with large numbers of processing elements and the solution of large problems.

### 4.0 THE CONVERGENCE TESTS

One of the objectives of the investigation was to examine the effects a multiprocessor solution of a problem would have on the stability of the equations being solved. Stability is a problem in more complex field equations such as the Navier-Stokes equations of fluid flow, and if it could be improved it would inevitably lead to faster solution times for a given problem or more accurate results. The stability of field equations to a great extent governs the rate at which (the correct) values appear at the nodes of the particular problem mesh in question.

The speedup figures obtained in chapter 5 for the convergence tests were much improved over those of the set operations test. In the case of speedups based on the performance of a component PE of the multiprocessor, speedups within $0.1 \%$ of the ideal are achieved (in the case where $\mathrm{p}=288$ on 16PEs) - where the ideal is that of the increase in the potential processing power of the system over that of a component PE. This is only slightly degraded (to within $2 \%$ of the ideal) when comparing with the performance of an independent 6809E system (the MICROBOX II) for the reason given in chapter 5 and highlighted again below.

The results of the problem convergence tests of chapter 5 suggest strongly that a speedup greater than that of the 'ideal' value can be achieved for large problem sizes, when basing the ideal on the increase in pure processing power over a component PE. Figure 6.6 reproduces figures 5.11 and 5.12 from chapter 5 highlighting this trend. Errors in results are not considered to be responsible for the findings since run times of up to 50 hours and 20 minutes duration were, where possible, used to verify the extrapolating equations (see appendix $H$ ). In an attempt to explain how results better than the ideal could conceivably occur consider the following:

In theory the time taken to pass over the two-dimensional data, of the bench mark Laplace solver, should vary linearly with the number of points $\left(p^{2}\right)$. This has been seen to be true, in the logarithmic plots of the processing array tests of chapter 5 , with small deviations due to the processing using the boundary nodes. If $\mathrm{p}^{2}$ refers to the number of points in a problem on a single PE, then if the same problem is run on 16PE the time taken to pass over all the points on one PE would vary with $(\mathrm{p} / 4)^{2}$, giving a theoretical maximum speedup figure for the 16PE system of 16 $\left(p^{2} /(p / 4)^{2}\right)$. Similar thinking to the above when calculating the speedup when considering problem convergence would suggest that the rate at which values are propagated across the two-dimensional mesh in one PE, should vary not only with the number of points but also the time taken to pass over them i.e. to vary with $\mathrm{p}^{4}$. The variation with $\mathrm{p}^{4}$ can be seen in the logarithmic plots of the problem convergence tests of the previous chapter, again with slight deviations being caused by boundary node eccentricities. The calculation of the maximum theoretical speedup is not as simple as the above calculation since values propagating across the inner pes must first have propagated through the outer PEs.

(A)

(B)

FIGURE 6.6 THE TRENDS IN SPEEDUP OF THE MUL TIPROCESSOR

The maximum theoretical speedup in the processing power has been found above. When looking at the way in which the PE array performs the field calculations as opposed to the number of calculations it can perform in a given time, a new maximum emerges. The maximum speedup in the processing power must be increased to take into consideration the fact that the multiprocessor system provides a two-dimensional pipeline. The pipeline effectively consists of $n / 2$ stages (where $n^{2}$ is the number of $P E$ in the system) through which values propagate towards a focus at the center of the problem mesh (at the centre of the PE array). The following relationship for speedup (S) should then hold (for large $p$ ):

$$
\begin{gathered}
S \alpha \frac{n^{3}}{2} \\
\left(\text { where } n^{3} / 2=n^{2} \times n / 2\right)
\end{gathered}
$$

The hypothesis in chapter 5 that:

$$
\frac{\partial S}{\partial n} \propto n^{c},
$$

(where $c$ is a constant) is born out by the above since:

$$
\frac{\partial S}{\partial n} \propto n^{2},
$$

which would fully describe the trends indicated in figure 6.6. The value of 'c' should not be taken directly from this relationship since boundary value eccentricities have not been taken into consideration.

Operation of the PE array indicates the existance of the trends seen in figure 6.6, but currently the system is unable to perform in the region which may be viewed as better than the 'ideal'. If the degradation in the array can be reduced (for example by further improvements in the get_address procedure) or the PE array extended to form a $5 \times 5$ array, then proof that performances better than the 'ideal' would almost certainly be
obtained. If this relationship can be proven, then such multiprocessor systems offer the remarkable prospect of providing a greater benefit than the architecture of the machine would at first suggest.

### 5.0 COMPARISON WITH OTHER SYSTEMS

### 5.1 Performance on the bench mark program

The bench mark Laplace algorithm was implemented on several systems, each of which was given the problem which gave the best performance in the 16PE array (that of the $288 \times 288$ mesh). Where it was not possible to implement the mesh directly an approximation (as indicated) was used. Systems other than the 16 PE array did not need the get_address procedure and therefore did not have the associated overhead of this code. Where possible programs were compiled with a "no-optimize" switch (this applies to the PRIME and VAX systems) to compensate for the use of a one pass compiler in PL9 coded systems.

Running the bench mark in a range of machines (program 5 [for 6809E systems], program 2 for the MICROBOX II, program "Laplace" (on microfiche) [for VAX and PRIME systems] and program 1 [for the OLIVETTI]), the best improvement over the 16PE array was found to be the VAX 8600 which was a factor of 77.2 faster.

The relative performance figure for the VAX 780 was 17.6 times that of the 16PE system. A preliminary estimate of the performance of the 16 PE array included in chapter 2 put this figure at 0.6. This discrepancy between the estimated figure and the actual figure shows the danger of accepting manufacturers bench marks for small microcomputers, and mixing them with what appear to be similar bench marks for mainframe systems. Consequently
rather than the 16PE system operating with a performance in excess of that of a VAX 780 and much higher than the band in which commercial machines can be seen (in chapter 2) to lie for the same price, the machine operates just above this band and with a performance 17.6 times less than that of a VAX 780 (figure 5.13 in chapter 5). Nevertheless it has been shown that a multiprocessor system can be made to operate outside the normal band of operation of commercially available machines in an area which should be of commercial interest.

### 5.2 Performance/costs of the above systems

It is only when comparing the performance of each machine with respect to its cost that the true worth of the 16PE multiprocessor system emerges. In terms of the performance/cost ratio the 16 PE array, which can be seen in figure 5.14 in chapter 5 , the multiprocessor is 2.5 times better than the VAX 8600 , and 3 times better than the MICROBOX II.

The consequence of an architecture which displays (at worst) a constant performance/cost ratio is discussed below. In general, all systems which show increasing performance for increasing numbers of PEs can in theory achieve any desired performance simply by incorporating enough PEs. In practise however it is the rate of speedup ( $S$ ) with the number of $P E$ ( $n$ ) which renders a system impractical if:

$$
\frac{\partial^{2} S}{\partial n^{2}} ;<0
$$

since this implies that the increase in performance gained by the addition of another PE is not as much as for the previous PE, which for large numbers of PE renders the system uneconomical. Due to the (at worst)
linear relationship between $S U$ and $n$ displayed throughout the previous chapter where it can be seen that for large problem sizes:

$$
\frac{\partial^{2} \mathrm{~s}}{\partial \mathrm{n}^{2}}>0
$$

every added PE delivers (at least) the same increase in performance, in such a system the performance is not limited by diminishing returns.

The performance envelope of the MC6809E based system with cost can be seen in figure 6.7 where the bandwidth of performance for commercially available machines (shown by hatching). Figure 6.7 also shows the performance envelopes of similarly architectured machines based on more powerful pes, which can achieve the same performance levels as the MC6809E based system but with far fewer pes.

### 5.3 Possible competition to a multiprocessor system

Systems which display high performance for their cost such as the APOLLO and SUN workstations, the micro VAX systems (Malone [58]) all at around $\$ 30,000$ and the promise of the ACORN Restricted Instruction Set Computer, may in the short term offer competition to multiprocessor systems comprising of few PES. However, if a faster and possibly cheaper processor does appear there is no reason why these processors cannot become the heart of a multiprocessor system, similar in architecture to the one which has shown so much success for this particular application, and thus out perform the systems in which the processor was first launched. It should also be remembered that a multiprocessor system is modular and therefore its power can be increased by addition of more units (PEs), and since its performance is linear with the number of PESits performance is in theory unlimited.


FIGURE 6.7 PERFORMANCE ENVELOPES OF
MULTIPROCESSOR MACHINES

### 6.0 A MORE GENERAL SYSTEM

Although the architecture of the 16PE multiprocessor array has been specifically designed to optimize the solution of field equations, it is possible that other uses for the system may be found.

### 6.1 Alternative architectures offered by a PE of the multiprocessor

Although the PEs have been arranged as a $4 x 4$ array there is no reason why not
they should, be arranged differently, since this can be achieved simply within the same rack which presently holds the system by altering the connections between PEs. New topologies may not involve all the connections a PE can offer, or even all the PEs, enabling architectures to be tailored to a specific problem. For example, in the case of a field equation problem where a rectangular mesh (rather than a square mesh) would be more useful, a PE array of $3 \times 5,2 \times 8$ or even $1 \times 16$ PEs could conceivably be formed.

### 7.0 FUTURE WORK

### 7.1 Further optimization of the 16PE array

Further optimization of the 16 PE array routines may be carried out, as suggested earlier in this chapter, to bring the system nearer to the ideal performance than has been achieved to date. If this can be performed, proof of the hypothesis, that the can system perform better than would be expected by the increased processing power of the system, may be found, while improving the performance in general of the system with respect to other machines.

### 7.2 A 2 MHZ version

A 2 MHz version of the 16 PE multiprocessor is directly available on the current system by simply updating the processor in the system to the MC68B09E and the XTAL package to 32 MHz . The performance of this system can be seen in relation to those of chapter 5 and the 16 PE ( 1 MHz ) version in figure 6.7. This shows that a 2 MHz version would be out of the main stream of available machines (shown by hatching) with a performance twice that of the 1 MHz system and not usually attainable at this cost. In practise however noise problems could cause difficulties and a 2 MHz system may have to implement the changes of the following section, if noise free operation is to be guaranteed.

### 7.3 System redesign

The need for discrete components in the contention circuitry is no longer necessary since debugging of the 16PE system has been completed. Placing the contention circuitry and the interrupt mechanism (where possible) into fast Programmable Read Only Memory (PROM), would considerably reduce the number of components in a PE. The use of PROMs and multi-layer printed circuit board technology would reduce the size of a 16 PE system to desk top proportions. The present method of inter-board connections would have to be dropped in favour of a mother board, which may also serve as the master processor for the system. The benefit of such a system would be seen to be high processing power, compactness, while offering noise suppression, ease of expansion and the possibility of commercial production.

### 7.4 More powerful processors

Retaining the same architecture a system with a more powerful PE would enable a given performance level to be achieved with fewer pEs. It is envisaged that a more powerful system would adopt the system redesign suggested above, to reduce the unit cost of a PE for a system with a large number of PEs; two examples of systems based on more powerful processors can be seen in the sections below.
(a) A Molorola 68000

This would need the least redesign of the system currently in operation due to the similarities between the processors. A 16PE machine based on the MC68000 processor, would show an expected speedup factor of 5 over the 16PE (MC6809E). With a floating point coprocessor this figure would be expected to increase to about 6.75 (based on the performance of a comparable 8086 system - the Olivetti M24). The extra cost of the processors, faster memory, redesigned components and the new printed circuit boards put the price of a PE in this array at around $£ 700$. The expected performance envelope of a system based on this processor can be seen in figure 6.7 to be almost that of the 1 MHz 6809E system, but it must be remembered that the same performance levels are being achieved with less PEs. Using the formula of section 3.0 a $5 \times 5$ array of MC68000 based PEs would provide a performance similar to that of a $\operatorname{VAX} 780$ ( $\mathrm{PPE}=0.6628$, $\mathrm{PBS}=17.6$ and $\mathrm{NPE}=25$ ) for a price only one third that of the VAX system.
(b) A Transputer (the T 800 )

The Transputer architecture which would ideally suit the field equation problem would be that of an $\mathrm{n} \times \mathrm{n}$ array, with local communication in shared
memory and global communication by means of transputer links. The INMOS transputer (the IMS T800) has floating point capability built into the chip. The expected improvement of a Transputer PE over a PE based on the MC6809E microprocessor (based on INMOS figures) is estimated to be be 675 times better. With an expected cost per PE of $£ 2500$ the range of operation of this system can be seen in figure 6.7, where the high performance and relatively low cost of the potential $P E$ put the performance of the transputer array. in an area of great potential commercial interest.

Again there is no reason why the Transputer system would not follow the model suggested in section 3.0 . This would imply that one PE based on a Transputer would out perform the VAX 780 by a factor of 2.39 (PPE=675/16, PBS=17.6, $\mathrm{NPE}=1$ ) on the given problem (it must however be remembered that the VAX is a more general machine). A $2 \times 2$ array of transputers would out perform a VAX 8600 by a factor of 2.18 ( $\mathrm{PPE}=675 / 16$, $\mathrm{PBS}=77.2$, $\mathrm{NPE}=4$ ) for a cost only $4 \%$ that of the VAX system. An array of $13 \times 13$ transputer based processing elements, arranged with an architecture similar to the prototype in this work, is expected to outperform the CRAY II and to do so at a cost of only $8 \frac{1}{2} \%$ that of the CRAY system ${ }^{1}$.

1 Estimated from figures obtained from Perrenod [65] and this work.

CHAPTER 7

## CHAPTER 7

## THE CONCLUSIONS

A probability model of a multiprocessor architecture for the solution of field equations revealed that if communication between processing elements within the architecture was restricted to nearest neighbour, then linear speedup of processing power with the number of processing elements would be seen. Specifically for an architecture comprising of 16 such processing elements a performance 15 times greater than that of a single processing element is predicted.

Linear speedup is a major achievement in a parallel processing system, as it implies the degradations usually seen in such a system have been overcome. Performance has been seen to vary linearly with the number of processing elements in a multiprocessor when running the field problems for which the architecture had been designed. The gradient of this obtained linearity was increased in the course of the work by $23 \%$ to a value $74 \%$ of the ideal when compared to an independent system. This corresponds to a performance 14.1 times greater than that of a component processing element (i.e. $94 \%$ of the value predicted). Suggestions for improving the linearity further are made in the discussion section of this thesis.

Analysing the performance of the multiprocessor architecture leads to the hypothesis that benefits greater than those expected from the increase in pure processing power of the multiprocessor are to be gained due to the pipelining effect which the architecture produces. Clear indications of the validity of this hypothesis can be seen in the results, the implications of
which are discussed in this thesis. It is expected that proof of the hypothesis would be found if the architecture was extended to form a $5 \times 5$ array of processing elements or the degradation from the ideal gradient of linear speedup improved, as suggested.

The success of the architecture in fulfilling the objectives of this work lead to the formation of relative performance model. From this model the performances of similarly architectured machines were found for varying numbers of processing elements based on different processors. This model is used to predict that an array of $13 \times 13$ processing elements based on the INMOS transputer, would out perform a CRAY II supercomputer and do so at a cost only $8 \frac{1}{2} \%$ that of the CRAY system.

## APPENDICES

## APPENDIX A

PIN CONNECTIONS FOR THE SHARED
MEMORY PORTS OF
A PROCESSING ELEMENT

## SHARED MEMORY CONNECTORS

SHARED MEMORY ON THE PCB


EAST AND SOUTH

## SHARED MEMORY OFF THE PCB

```
1
            A1 翋 㳖 A0
            A3 翌 翋 A2
```



```
            A7 翌 翌 A6
            A9 焲 濯 A8
            D0 睢 洨 A10
            D2 黍 翏 D1
            D4 漎 漻 D3
            D6 翏 翏 D5
            REQ 㳖 㮆 D7
            REQHI 浪 翋 REQLO
                            SEL 僇 漻 GRAB_OUT
OK_TO_GRAB_IN 焲 綮 SEL
                            OE 翌 翏 OK_TO_GRAB_OUT
                            R/W 翏 翏 WE
                            RES_OUT 搇 潻 IRQ_IN
```



NORTH AND WEST

APPENDIX B
THE PROCESSING ELEMENT BOARD



DECODING











MONITOR
STATUS

## COMPONENTS OF A PROCESSING ELETMENT

| IC no. | DEVICE |
| :---: | :--- |
| 1 |  |
| 2 | XTAL |
| 3 | 74 LS 161 |
| 4 | 74 LS 74 |
| 5 | 74 LSO |
| 6 | 74 LS 00 |
| 7 | MCSO4 |
| 8 | 74 LS 15 E |
| 9 | 74 LS 08 |
| 10 | 74 LS 21 |
| 11 | 74 LS 32 |
| 12 | 74 LS 32 |
| 13 | 74 LS 138 |
| 14 | 74 LS 279 |
| 15 | 74 LS 279 |
| 16 | 74 LS 09 |
| 17 | 2764 |
| 18 | 6264 |
| 19 | 6264 |
| 20 | 6264 |
| 21 | 6264 |
| 22 | 6264 |
| 23 | 74 LS 08 |
| 24 | 74 LS 21 |
| 25 | 74 LS 21 |
| 26 | 74 LS 273 |
| 27 | 74 LS 00 |
| 28 | 74 LS 04 |
| 29 | 74 LS 04 |
| 30 | 74 LS 01 |
| $\mid$ |  |

continued ...
continued ...

| IC no. | DEVICE |
| :---: | :--- |
| 31 |  |
| 32 | $74 L S 01$ |
| 33 | $74 L S 10$ |
| 34 | $74 L S 10$ |
| 35 | $74 L S 273$ |
| 36 | $74 L S 133$ |
| 37 | $74 L S 279$ |
| 38 | $74 L S 20$ |
| 39 | $74 L S 245$ |
| 40 | $74 L S 245$ |
| 41 | $74 L S 245$ |
| 42 | $74 L S 245$ |
| 43 | $74 L S 245$ |
| 44 | $74 L S 245$ |
| 45 | $74 L S 245$ |
| 46 | $74 L S 245$ |
| 47 | $74 L S 245$ |
| 48 | $74 L S 245$ |
| 49 | $74 L S 245$ |
| 50 | $74 L S 245$ |
| 51 | $74 L S 32$ |
| 52 | 6116 |
| 53 | 6116 |
| 54 | 6116 |
| 55 | 6116 |
| $\mid$ |  |

APPENDIX C
THE INTERFACE BOARD




Q







| IC no. | DEVICE |
| :---: | :--- |
| 1 |  |
| 2 | 74 LS 10 |
| 3 | 74 LS 04 |
| 4 | 74 LS 138 |
| 5 | 74 LS 08 |
| 6 | 74 LS 00 |
| 7 | 74 LS 273 |
| 8 | 74 LS 273 |
| 9 | 74 LS 01 |
| 10 | 74 LS 279 |
| 11 | 74 LS 10 |
| 12 | 74 LS 01 |
| 13 | 74 LS 01 |
| 14 | 74 LS 00 |
| 15 | 74 LS 279 |
| 16 | 74 LS 21 |
| 17 | 74 LS 32 |
| 18 | 74 LS 04 |
| 19 | 74 LS 20 |
| 20 | 74 LS 04 |
| 21 | 74 LS 138 |
| 22 | 74 LS 09 |
| 23 | 74 LS 373 |
| 24 | 74 LS 373 |
| $\mid$ |  |



| Expansion bus |  |  |
| :---: | :---: | :---: |
| Pin No | Inner row | Outer row |
| 1. 2 | +5v | +5v |
| 3, 4 | Gnd | Gnd |
| 5. 6 | BAO | IC19 pin 6 |
| 7. 8 | *BRTS | BA1 |
| 9.10 | BD1 | BDO |
| 11,12 | BD3 | BD2 |
| 13.14 | BD5 | BD4 |
| 15.16 | BD7 | BD6 |
| 17.18 | BA2 | $B R / W$ |
| 19,20 | BA4 | BA3 |
| 21, 22 | 16 Mhz | BE |
| 23,24 | *WDS | Q |
| 25.26 | RTC | LPEN |
| 27.28 | *I/O2 | *RDS |
| 29.30 | * $1 /$ O1 | *I/OBUFF |
| 31,32 | *NMI | RST |
| 33.34 | *FIRQ | *IRQ |
| 35.36 | *TTLVID | VSYNC |
| 37.38 | Gnd | Gnd |
| 39.40 | -12v | +12v |

## CONNECTOR TO PE 1

$$
\begin{aligned}
& 1 \\
& \text { A1 黍 A0 } \\
& \text { A3 黍 殕 A2 } \\
& \text { A5 黍 䌦 A4 }
\end{aligned}
$$

> A9 黍 錶 A8
> D0 蟀 A10
> D2 疈 D1
> D4 黍 壪 D3
> D6 黍 D5

> REQ1HI 緮 REQ1LO
> SEL1 袋 翌 GRAB1_OUT
> OK_TO_GRAB1_IN 褶 黍 SEL1
> OE 膠 黍 OK_TO_GRAB1_OUT
> R/W 黍 銯 WE
> RES1_OUT 㻭 翏 IRQ1_IN

## CONNECTOR TO PE 2

```
1
    A1 䝩 襲 A0
        A3 黍 塐 A2
        A5 黍 椋 A4
        A7 桼 翌 A6
        A9 黍 齐 A8
        D0 黍 翌 A10
```



```
        D4 繂 㖪 D3
        D6 翏 翌 D5
        REQ2 桼 翏 D7
        REQ2HI 峦 纹 REQ2LO
        SEL2 猜 翏 GRAB2_OUT
OK_TO_GRAB2_IN 翏 翌 SEL2
            OE 翏 鍃 OK_TO_GRAB2_OUT
        R/W 翏 翏 WE
    RES2_OUT 䝺 䵒 IRQ2_IN
    IRQ2_OUT 黍 焲 RES2_IN
```


## CONNECTOR TO PE 3

```
                                    1
            A1 黍 顟 A0
            A3 黍 膌 A2
            A5 桼 黍 A4
            A7 焲 㗜 A6
            A9 翌 㓼 A8
            D0 翏 翏 A10
            D2 翏 翏 D1
            D4 椉 䀬 D3
            D6 雡 眴 D5
            REQ3 翌 黍 D7
            REQ3HI 翏 翏 REQ3LO
                            SEL3 鋆 殄 GRAB3 OUT
OK_TO_GRAB3_IN 翏 翏 SEL3
                            OE 翏 膌 OK_TO_GRAB3_OUT
                            R/W 桼 膌 WE
RES3_OUT 盿 膌 IRQ3_IN
IRQ3_OUT 翏 翏 RES3_IN
```

```
1
    A1 黍 A0
    A3 黍 黍 A2
    A5 桼 黍 A4
    A7 黍 A6
    A9 膌 A8
    D0 膌 桼 A10
    D2 黍 黍 D1
    D4 䣛 翏 D3
    D6 黍 翌 D5
    REQ4 翌 翌 D7
    REQ4HI 黍 黍 REQ4LO
    SEL4 翏 翏 GRAB4_OUT
OK_TO_GRAB4_IN 黍 䔨 SEL4
    OE 䣛 翏 OK_TO_GRAB4_OUT
    R/W 翏 翏 WE
    RES4_OUT 翏 翏 IRQ4_IN
    IRQ4_OUT 翏 绿 RES4_IN
```


## APPENDIX D

THE STATUS MONITOR BOARD

CIRCUIT DIAGRAMS




| $\begin{aligned} & \text { SIGNAL } \\ & \text { BATBS } \end{aligned}$ | $\begin{aligned} & \text { RESULTANT LED } \\ & \text { COLOUR } \end{aligned}$ |
| :---: | :---: |
| 00 | YELLOW |
| 01 | GREEN |
|  | RED |

COMPONENT LISTINGS

## COMPONENTS OF THE STATUS MONITOR BOARD

| IC No. | Device |
| :---: | :--- |
| 1 | 74 LS 221 |
| 2 | 74 LS 221 |
| 3 | 74 LS 221 |
| 4 | 74 LS 221 |
| 5 | 74 LS 221 |
| 6 | 74 LS 221 |
| 7 | 74 LS 221 |
| 8 | 74 LS 221 |
| 9 | 74 LS 244 |
| 10 | 74 LS 244 |
| 11 | 74 LS 244 |
| 12 | 74 LS 244 |
| 13 | $150 \Omega$ DIL |
| 14 | $150 \Omega$ DIL |
| 15 | $150 \Omega$ DIL |
| 16 | $150 \Omega$ DIL |
|  |  |

$\begin{array}{lr}\text { ALL TIMING RESISTORS } & 47 \mathrm{k} \Omega \\ \text { ALL TIMING CAPACITORS } & 470 \mu \mathrm{~F}\end{array}$

THE CONNECTOR

| BS16 |  | 褮 | BA16 |
| :---: | :---: | :---: | :---: |
| BS15 | 䇋 | 㣊 | BA15 |
| BS14 | 絃 | 瓌 | BA14 |
| BS13 | 緲 | 篍 | BA13 |
| BS12 | 蟀 | 㸚 | BA12 |
| BS11 | 䧇 | 漻 | BA11 |
| BS10 | 漓 | 效 | BA10 |
| BS9 | 褮 | 枚 | BA9 |
| BS8 | 㯃 | 紋 | BA8 |
| BS7 | 臎 | 絃 | BA7 |
| BS6 | 嘷 | 瀠 | BA6 |
| BS5 | 㺒 | 率 | BA5 |
| BS4 | 玆 | 图 | BA4 |
| BS3 | 斾 | 絑 | BA3 |
| BS2 | 䫶 | 濼 | BA2 |
| BS1 | 繂 | 膠 | BA1 |
|  | 濙 | 臘 |  |



## APPENDIX E

VERIFICATION OF THE TIME TO SOLUTION FOR THE 16PE CASE

APPENDIX E Relationship between time to solution ( $t$ ) and number of points $\left(p^{2}\right)$ for the 16 PE case to verify linearity

RELATIONSHIP OF PASS TIME TO NO. OF POINTS


LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO THE SIZE OF THE PROBLEM MESH

## APPENDIX F

PROCESSING TESTS ON THE MULTIPROCESSOR
RUNNING THE OPTIMIZED PROGRAM

## APPENDIX F Optimized results

Table F.1 shows the time for 5 passes of program 4, with an optimized 'get_address' procedure, for various sizes of architecture and problem.


Table F. 2 shows the average pass time of the data in table F.1.

| size | 1PE | 4PE | 9PE | 16PE |
| :---: | :---: | :---: | :---: | :---: |
| $12 \times 12$ | 0.72 | 0.26 | 0.17 | 0.13 |
| $24 \times 24$ | 3.28 | 1.03 | 0.59 | 0.31 |
| $36 \times 36$ | 7.73 | 2.37 | 1.17 | 0.68 |
| $48 \times 48$ | 14.11 | 4.28 | 2.12 | 1.18 |
| $60 \times 60$ | 22.27 | 6.81 | 3.20 | 1.81 |
| $72 \times 72$ | 32.42 | 9.88 | 4.61 | 2.61 |
| 84×84 |  | 13.57 | 6.32 | 3.54 |
| $96 \times 96$ |  | 17.82 | 8.19 | 4.68 |
| $108 \times 108$ |  | 22.67 | 10.34 | 5.82 |
| $120 \times 120$ |  | 28.07 | 12.77 | 7.21 |
| $132 \times 132$ |  | 34.10 | 15.45 | 8.73 |
| $144 \times 144$ |  | 40.67 | 18.41 | 10.35 |
| $156 \times 156$ |  |  | 21.58 | 12.16 |
| $168 \times 168$ |  |  | 25.02 | 14.10 |
| $180 \times 180$ |  |  | 28.78 | 16.16 |
| $192 \times 192$ |  |  | 32.73 | 18.40 |
| 204x204 |  |  | 36.96 | 20.80 |
| $216 \times 216$ |  |  | 41.52 | 23.33 |
| 228x228 |  |  |  | 25.97 |
| $240 \times 240$ |  |  |  | 28.79 |
| 252x252 |  |  |  | 31.75 |
| 264x264 |  |  |  | 34.83 |
| 276x276 |  |  |  | 38.09 |
| $288 \times 288$ |  |  |  | 41.60 |

Table F. 2 Average pass times (s)

The logarithmic plots in figures F.1, F. 2 and F. 3 of the data in table F. 2 yeald the following equations for the extrapolated data which cannot be obtained experimentally due to memory restrictions:

1PE


4PE
$t=\frac{p^{2.0516}}{658.828}$

RELATIONSHIP OF PASS TIME TO NO. OF POINTS IPE


FIGURE F. 1 LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO PROBLEM SIZE FOR 1PE
relationship of pass time to no. of points 4pe


FIGURE F. 2 LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO PROBLEM SIZE FOR 4PE
relationship of pass time to no. of points 9pe

TIME FOR PASS ( 5 )


FIGURE F. 3 LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO PROBLEM SIZE FOR GPE

9PE
$t=\frac{p^{2}}{1123.699}$
where $t=$ average pass time
$p=$ number of points along one edge of the problem mesh

Table F. 3 shows the completed table of average pass times, with values extrapolated where indicated (using the above equations).

| size | 1PE | 4PE | 9PE | 16PE |
| :---: | :---: | :---: | :---: | :---: |
| $12 \times 12$ | 0.72 | 0.26 | 0.17 | 0.13 |
| $24 \times 24$ | 3.28 | 1.03 | 0.59 | 0.31 |
| $36 \times 36$ | 7.73 | 2.37 | 1.17 | 0.68 |
| $48 \times 48$ | 14.11 | 4.28 | 2.12 | 1.18 |
| 60x60 | 22.27 | 6.81 | 3.20 | 1.81 |
| $72 \times 72$ | 32.42 | 9.88 | 4.61 | 2.61 |
| 84x84 | 44.92 | 13.57 | 6.32 | 3.54 |
| $96 \times 96$ | 59.36 | 17.82 | 8.19 | 4.68 |
| $108 \times 108$ | 75.86 | 22.67 | 10.34 | 5.82 |
| $120 \times 120$ | 94.51 | 28.07 | 12.77 | 7.21 |
| $132 \times 132$ | 115.3 | 34.10 | 15.45 | 8.73 |
| $144 \times 144$ | 138.2 | 40.67 | 18.41 | 10.35 |
| $156 \times 156$ | 163.3 | 47.93 | 21.58 | 12.16 |
| $168 \times 168$ | 190.6 | 55.80 | 25.02 | 14.10 |
| $180 \times 180$ | 220.1 | 64.28 | 28.78 | 16.16 |
| $192 \times 192$ | 251.8 | 73.83 | 32.73 | 18.40 |
| $204 \times 204$ | 285.8 | 83.10 | 36.96 | 20.80 |
| $216 \times 216$ | 321.7 | 93.44 | 41.52 | 23.33 |
| $228 \times 228$ | 360.4 | 104.4 | 46.26 | 25.97 |
| 240x240 | 401.1 | 116.0 | 51.69 | 28.79 |
| $252 \times 252$ | 444.0 | 128.2 | 56.51 | 31.75 |
| $264 \times 264$ | 189.2 | 141.0 | 62.02 | 34.83 |
| $276 \times 276$ | 536.8 | 154.5 | 67.79 | 38.09 |
| $288 \times 288$ | 586.6 | 168.6 | 73.81 | 41.60 |

Table F. 3 Average pass times (s)

## APPENDIX G

PROCESSING TESTS ON THE INDEPENDENT SYSTEM

APPENDIX G Comparison with independent computer based on the same processor

In order that the performance of the multiprocessor system could be judged not only with regards too one of the component PE of the machine, the same tasks as performed by the multiprocessor (in chapter 5, section 5.2.3) were performed by an independent microcomputer (the MICROBOX II based on the MC6809E microprocessor).

The times for 5 passes over various sizes of problem mesh were taken, the corresponding average pass times of which can be seen in table G.1.

| mesh size | average pass time |
| :---: | :---: |
| $12 \times 12$ | 0.562 |
| $24 \times 24$ | 2.668 |
| $36 \times 36$ | 6.318 |
| $48 \times 48$ | 11.544 |
| $60 \times 60$ | 18.346 |
| $72 \times 72$ | 26.794 |
|  |  |
| Table G.1 |  |
| Average pass times (s) |  |
| of an independent |  |
| system |  |

Plotting this logarithmically (figure G.1) yields the following equation:

$$
\mathrm{t}=\frac{\mathrm{p}^{2.1}}{-\frac{296}{}}
$$

where $t=$ average pass time
$\mathrm{p}=$ number of points along one edge of the problem mesh This equation is used to extrapolate for the times which would be seen if sufficient memory was available to run the problem. The average pass times for the MICROBOX II can be seen in table G.2, with the extrapolated values as indicated.

PASS TIME IN AN INDEPENDENT 6809E SYSTEM


FIGURE G. 1 LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO PROBLEM SIZE FOR THE MICROBOX II

| grid size | average pass time |
| :---: | :---: |
| $12 \times 12$ | 0.562 |
| $24 \times 24$ | 2.668 |
| 36x36 | 6.318 |
| $48 \times 48$ | 11.544 |
| $60 \times 60$ | 18.346 |
| $72 \times 72$ | 26.794 |
| $84 \times 84$ | 37.033 |
| $96 \times 96$ | 49.019 |
| $108 \times 108$ | 62.773 |
| $120 \times 120$ | 78.316 |
| $132 \times 132$ | 95.667 |
| 144x144 | 114.840 |
| $156 \times 156$ | 135.865 |
| 168x168 | 158.740 |
| 180×180 | 183.49 |
| $192 \times 192$ | 210.11 |
| 204x204 | 238.63 |
| $216 \times 216$ | 269.07 |
| $228 \times 228$ | 301.42 |
| 240x240 | 335.67 |
| $252 \times 252$ | 372.48 |
| 264x264 | 410.07 |
| $276 \times 276$ | 450.19 |
| $288 \times 288$ | 492.27 |
|  | extrapolated area |

Table G. 2 Average pass times (s)

## APPENDIX H

PROBLEM CONVERGENCE TESTS FOR THE MULTIPROCESSOR

APPENDIX H The time for a certain state of problem solution to be reached

Table H. 1 shows the time taken for program 4 to reach the state where all the nodes within the problem have reached a certain condition (arbitrary but in this case $2 / 9$ th of the boundary value).

| size | 1PE | 4PE | 9PE | 16PE |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $12 \times 12$ | 5.06 | invalid data |  |  |
| *15x15 | *11.86 |  | ... |  |
| *20x20 | *42.56 |  |  |  |
| 24x24 | 93.61 | 28.43 | 13.85 | 8.2 |
| $36 \times 36$ | 511.2 | 156.0 | 71.5 | 41.5 |
| $48 \times 48$ | 1679 | 508.3 | 232.9 | 131.7 |
| *60x60 | *4252 | ... | ... |  |
| *96x96 | ... | . . . | . . . | *2188 |
| *120x120 |  | ... |  | *5547 |
| *144x144 |  |  | *19359 |  |
| *288x288 |  |  | $\ldots$ | *181943 |

TABLE H. 1 The time (s) taken to a solution ${ }^{1}$

The logarithmic plots (seen in figures H.1, H. 2 and H.3) of the data in table $H .1$ yeald the following equations from which the time to solution ( $t$ ) can be found as a function of the problem size ( $p$, where $p$ is the number of points along one edge of the problem mesh):

[^7]- Ime to reach a minimum percentage of boundary value (1PE)


FIGURE H. 1 LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO PROBLEM SIZE FOR 1PE

TIME TO REACH A MINIMUM PERCENTAGE OF BOUNDARY VALUE (4PE)


FIGURE H. 2 LOGARITHMIC RELATIONSHIP OF the average pass time to PROBLEM SIZE FOR 4PE
time to reach percentage of boundary value (9pe)


FIGURE H. 3 LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO PROBLEM SIZE FOR GPE
1PE
$t=-\frac{p^{4.165}}{5995.15}$
4PE
$t=\frac{p^{4.159}}{18618.47}$
9PE

$$
t=\frac{p^{4.079}}{30823.18}
$$

These equations enable predictions of the run times to be made for the memory restricted architectures within the 16 PE system, which may be seen in Table H. 2.

| size | 1 PE | 4PE | 9PE | 16PE |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| $12 \times 12$ | 5.06 | i n | 1 i d | a t a |
| 24x24 | 93.61 | 28.43 | 13.85 | 8.2 |
| 36x36 | 511.2 | 156.0 | 71.5 | 41.5 |
| $48 \times 48$ | 1679. | 508.3 | 232.9 | 131.7 |
| $72 \times 72$ | 9087 | 2743 | 1224 | 686.4 |
| $144 \times 144$ | 163029 | 49021 | 20695 | 11212 |
| 216x216 | 882523 | 264729 | 108172 | 57495 |
| $288 \times 288$ | 2924987 | 875922 | 349767 | 183143 |

Table H. 2 Time (s) to a set state of solution

## APPENDIX I

PROBLEM CONVERGENCE TESTS FOR
THE INDEPENDENT SYSTEM

## APPENDIX I The times for an independent system to achieve solutions

The times taken for an independent 6809E system (the MICROBOX II) running a PL9 suggested construct of the solution algorithm, for problem sizes similar to those of run on the multiprocessor in appendix H , can be seen in Table I.1.

| array size | time taken |
| :---: | :---: |
| $12 \times 12$ | 4.30 |
| $24 \times 24$ | 79.05 |
| $36 \times 36$ | 435.4 |
| $48 \times 48$ | 1453.3 |

> Table I. 1 Time (s) to solution $\begin{aligned} & \text { of an independent } \\ & \text { system }\end{aligned}$

Figure I. 1 shows these results logarithmically, from which the following equation relating the time taken to mesh size can be found to be:

MICROBOX

$$
t=-\frac{p^{4.2}}{7989.32}
$$

where $t=$ time to problem solution
$p=$ number of points along one edge of the problem mesh

This equation provides extrapolated results for other problem sizes, which may be seen in Table I. 2.


FIGURE I. 1 LOGARITHMIC RELATIONSHIP OF THE AVERAGE PASS TIME TO PROBLEM SIZE FOR THE MICROBOX II
$\left|\begin{array}{c|r}\text { array size } & \text { time taken } \\ 12 \times 12 & 4.30 \\ 24 \times 24 & 79.05 \\ 36 \times 36 & 435.4 \\ 48 \times 48 & 1459.9 \\ 72 \times 72 & 7912.0 \\ 144 \times 144 & 147722.5 \\ 216 \times 216 & 812058.8 \\ 288 \times 288 & 2720982.6\end{array}\right|$

Table I. 2 Times (s) to solution

## APPENDIX J

OLIVETTI M24 PERFORMANCE

## APPENDIX J OLIVEITII M24 PERFORMANCE

| grid size | time taken (s) |
| :---: | :---: |
| $24 \times 24$ | 14 |
| $36 \times 36$ | 70 |
| $48 \times 48$ | 215 |
| $60 \times 60$ | 537 |

This data has been plotted logarithmically in figure J.1. The logarithmic plot yealds the following relationship:

$$
t=\frac{p^{3.9801}}{22246.88 \overline{6}}
$$

TIME TO REACH A MINIMUM PERCENTAGE OF BOUNDARY VALUE (M24)


FIGURE J. 1 LOGARITHMIC RELATIONSHIP OF the average pass time to PROBLEM SIZE FOR AN OLIVETTI M24

## APPENDIX K

TABULATED SPEEDUPS OF THE SYSTEM SPEEDUP MODEL

## APPENDIX $K$ TABULATED SPEEDUPS OBTAINED FROM THE SYSTEM MODEL.



| $\begin{aligned} & \text { RPCWER } \\ & \text { CONST } \end{aligned}$ |  | 1．939817 |  |  |  | 2．へこミ071 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ． 5573 |  | $S \Sigma_{-} C$ | $22 \pm .2100$ |
| No． | Ј | $2 E$ | かo1いtミ |  | Tr： | ミッアッーム |
|  |  |  | Eas？ot |  | grid |  |
|  | $y$ |  |  | $\checkmark$ |  | （．6） $6900^{-}$ |
|  | 3 |  | 1 | 2 |  | シ． 077022 |
|  | $\Rightarrow$ |  | $\checkmark$ | 4 |  | ミ．325937 |
|  | 9 |  | 3 | $=$ |  | シ． 3764$)^{\circ}$ |
|  | $\ni$ |  | $\checkmark$ | シ |  | ミ．714－5 |
|  | － |  | $\checkmark$ | ＇ |  | こ．E24ち25 |
|  | ； |  |  | 2 |  |  |
|  | 3 |  |  | 4 |  | S．9＊－120 |
|  | 9 |  |  | ， |  | $6.0 \leqslant 275$ |
|  | 9 |  | 19 |  |  | 5．123：41 |
|  | 9 |  | 12 |  |  | 6.17 ¢1；7 |
|  | $\dot{\square}$ |  | 13 |  |  | 6．229611 |
|  | 3 |  | 14 |  |  | 5.275095 |
|  | y |  | 1 う |  |  | 6．319352 |
|  | $\ddagger$ |  | is |  |  | 二．3E301？ |
|  | 3 |  | 1： |  |  | \＆．375531 |
|  |  |  | $1 \geqslant$ |  |  | 5.431823 |
|  | 7 |  | こり |  |  | 6．4） $51 \leq$ ？ |
|  | ； |  | 21 |  |  | 6.436724 |
|  | 9 |  | 22 |  |  | 6． 32674 ＝ |
|  | ； |  | 2. |  |  | b．55j？ |
|  | 9 |  | ＜ 2 | こ |  | \＆． 282577 |
|  | 9 |  | 二s | 4 |  | く．と9 33 |
|  | 9 |  | 27 | \％ |  | 勺．－23 2 ？ |
|  | 9 |  | 23 | 3 |  | 5． 553043 |



REFERENCES

## REFERENCES

[1] Abramsky S.: "SECD-M a virtual machine for applicative multiprogramming", Computer Systems Laboratory, Queen Mary College, London.
[2] Abu-Surfad W. and Kwok A.Y.: "Performance prediction tools for CEDAR: A multiprocessor supercomputer", 12 th International Conf. on Computer Architectures, June 1985, pp406-413: ICPR 1086.745 Vol. 13, No. 3, 1985.
[3] Ahmed H.M. et. al.: "Highly concurrent computing structures for matrix arithmetic and signal processing", [I.E.E.E.] Computer, Vol. 15, 1982,pp65-78.
[4] Anderson G.A. and Jenson E.D.: "Computer Interconnection Structures: Taxonomy, Characteristics, and Examples", Computing Surveys, 1975, Vol. 7, pp 197-213.
[5] Baer J.L.: "A Survey of Some Theoretical Aspects of Multiprocessing", Computing Surveys, 1973, Vol. 5, pp 31-80.
[6] Barlow R.H., Evans D.J. and Sharehchi J.: "Comparative Study of the Exploitation of Different Levels of Parallelism on Different Parallel Architectures", Proceedings of the 1982 International Conf. on Parallel Processing, IEEE Computer Society Press, pp34-40.
[7] Barlow R.H. and Evans D.J.: "Analysis of the performance of a dual-minicomputer parallel computer system", Proceedings Eurocomp, 1978, On Line Conference Uxbridge, pp 259-276.
[8] Barnes G.H. et. al.: "The ILLIAC IV Computer", IEEE Transactions on Computers, Vol. C-47, No. 8, Aug. 1968, pp 746-757.
[9] Barron I.M.: "The future of the Microprocessor", Microelectronics, June 1978, Vol. 8, Pt. No. 4, pp32-36.
[10] Baskett F. and Smith A.J.: "Interference in Multiprocessor Computer Systems with Interleaved Memory", Communications of the ACM, June 1976, Vol. 19, No. 6, pp327-334.
[11] Batcher K.E.: "Fiexible parallel processing and STARAN", 1972 WESTCON Tech. Papers, Session 1-Parallel processing systems, Sept. 1972, pp405-410.
[12] Batcher K.E.: "STARAN parallel processing system hardware", in Proc. AFIPS 1974 National Comp. Conf., Vol. 43, AFIPS Press, Montvale, N.J., 1974, pp405-410.
[13] Baxter A.C. and Holme J.: "A multiprocessor for Field Equations", Proc. 10th Annual Microcomputer Applications Workshop, Strathclyde University, 10-12 Sept. 1986.
[14] Bhuyan L.N. and Agrawal D.P.: "Applications of SIMD computers in signal processing", National Comp. Conf., 1982, pp 135-142.
[15] Bolognin A., Giulu D., Pelagotti F., Pirri F and Pogni F.: "Multiprocessor structures for microprocessors", Software and microsystems, Vol. 1, No. 7, Dec. 1982, pp 175-191.
[16] Bowra J.W. and Torng H.C.: "The modeling and design of multiple function unit processors", I.E.E.E. transactions on computers, March 1976, pp210-221.
[17] Brain S.: "The transputer - exploiting the opportunity of VLSI", Electronic Product Design, Dec. 1983, pp41-44.
[18] Brain S.: "Applying the transputer", Electronic Product Design, Jan. 1984, pp43-48.
[19] Burnett G. and Coffman E.G, Jn.: "A study of interleaved memory systems", AFIPS Conf. Proceedings Spring Joint Computer Conference, 1970, Vol. 36, pp 467-474.
[20] Carruthers J.R.: "Supercomputer design", Computer Systems, May 1979, pp33-37.
[21] Christ N.H. and Terrano A.E.: "A Micro-based Supercomputer", Byte, April 1986, pp145-160.
[22] Cichanowski G.W.: "Is there a RISC in SEC's future", INSPEC Journal paper 86C18194: DEC Prof. U.S.A, Dec. 1985, Vol. 4, Pt. 12, pp58-69.
[23] Coles R.W.: "The transputer, a component for the fifth generation", Practical Electronics, April 1984, pp26-31.
[24] Colon F.C, Clorioso R.M., Kohler W.H. and Dominic W.L.: "Coupling small computers for performance enhancement", Proceedings of the National Computer Conference, 1976, pp 755-764.
[25] Cox G.W. et.al.: "Interprocessor communication and process ispatching in the Intel 432", ACM trans. Comput. Systems, 1983, Vol. 1, pp45-63.
[26] Curry B.J.: "Language based architecture eases system design", Computer Design, Jan. 1984, pp127-136.
[27] Davis E.W.: "STARAN parallel processing system software", in Proc. AFIPS 1974 National Comp. Conf., Vol. 43, AFIPS Press, Montvale, N.J., 1974, pp405-410.
[28] Despain A.M. and Patterson: "X-Tree: A tree structured multiprocessor computer architecture", Proc. of the 5 th annual symp. on comp. architectures. IEEE/ACM, 1978, pp144-151.
[29] Dettmer R.: "Chip architectures for parallel processing", Electronics and Power, March 1985, Vol. 31, No. 3, pp227-231.
[30] Dettmer R.: "Occam and the transputer", Electronics and Power, April 1985, Vol. 31, No. 4, pp283-287.
[31] Dew P.M.: "VLSI architectures for problems in numerical computation", taken from:- Paddon D.J. (ed.): "Super Computers and Parallel Computation", Instit. of Maths and I.T. Applications conf. series, No 1, Clarendon Press, Oxford, 1982, ppl-24.
[32] Dew P.M. et. al.: "Application of VLSI Devices to Computational Problems in the Gas industry", Report 163, University of Leeds.
[33] Love H.H.: "Reconfigurable parallel array systems, in designing and programming modern computers", Vol. 1, L.S.I Modular Comp. Systems (S. Kartashev et. al.), Prentice Hall, 1982, pp 33-64.
[34] Ducksbury P.G.: "The implementation of Price's (CRS) Algorithm on an ICL DAP", Numerical Optimization Centre, Technical Report 127.
$\qquad$
[35] Enslow P.H.: "Multiprocessors and parallel processing", Computer, July 1977, pp64-70.
[36] Fagan M.: "Goodbye to the Silicon chip", Practical Computing, August 1987, Vol. 10, Issue 8, pp 74-76.
[37] Fay D.: "Working with OCCAM", Microprocessors and Microsystems, Jan./Feb. 1984, Vol. 8, Pt. No. 1, pp3-15.
[38] Flynn M.J.: "Some Computer Organizations and Their Effectiveness", IEEE Transactions on Computers, Vol. C-21, No. 9, pp 948-960.
[39] Fortune : "Reinventing the Computer", Fortune, March, 1984,pp62-70.
[40] Fuller S., Ousterhout J., Raskin L., Rubinfield P. and Swan R.: "Multimicroprocessor, an overview and working example", Proc. I.E.E.E. 1978, Vol 66, pp216-228.
[41] Fung C.K.: "Cashe system design in the tightly coupled microprocessor system", Proc. National Computer Conf., 1976, pp81-87.
[42] Furber S.B. and Wilson A.R.: "The Acorn RISC machine - an architectural view", I.E.E. Electronics and Power, June 1987, Vol. 33, No 6, pp402-405.
[43] Grimsdale et. al.: "POLYPROC II - The university of Sussex Multiple Microprocessor System", Proc. 2nd International Conf. on Distributed Systems, Paris, April 1981, pp95-104.
[44] Haynes L.S. et. al.: "A survey of highly parallel computing", [I.E.E.E.] Computer, Vol 15, Jan. 1982, pp9-35.
[45] Hennessy J.: "VLSI RISC Processors", VLSI Design, U.S.A., Vol. 6, No. 10, pp22-32: INSPEC Journal Paper 86 B21726.
[46] Hillis W.D.: "The Connection Machine", Scientific American, May 1987,pp86-93
[47] Hitachi: "Semiconductor data book 8/16-bit microcomputer", Hitachi electronic components.
[48] Hoare C.A.: "OCCAM programming manual", published by Oxford University Press, 1984.
[49] Holme J. and Warrington E.M: "Switched memory in the MC6809E: A correction", Submitted for publication in Microcomputers and microsystems.
h
[50] Jessope C.R.: "A Reconfigurable Processor Array for VLSI", from "Super Computers and Parallel Computation", Paddon D.J. (ed.): Instit. of Maths and I.T. Applications conf. series, No 1, Clarendon Press, 0xford, 1984, Pp 35-40.
[51] Jessope C.R.: "Optimal methods of applying transputers in large systems", Dept. of Electronics and Information Engineering, The University, Southampton, S09 5NH.
[52] Kuck: "Parallel Processing Architectures", Proc. of the Singapore Conf. on Parallel Processing, 1975, pp15-39.
[53] Kung H.T.: "Advanced Course on VLSI Architecture", held at the University of Bristol, Treveaen ed..
[54] Kung H.T.: "Why Systolic Architectures", [I.E.E.E.] Computer, Jan. 1982, Vol 15, pp37-46.
[55] Kung S.Y. et. al.: "Wavefront Array Processor: Architecture Language and Application", Proc. of M.I.T. Conf. on Advanced Research in VLSI, (P. Penfield Jn. editor), Artech House, 1982, pp4-19.
[56] Lauer P.E. and Hemshere B.C.: "Project on a computer based enviroment for the design and analysis of highly parallel and distributed computing systems", Intrim progress report, ASM/112, June 1983.
[57] Leiserson C.E. and Saxe J.B.: "Optimizing synchronous systems", Proc. 22nd Symp. on Foundations of Computer Science, I.E.E.E. Computer Society, 1981, pp23-36.
[58] Malone S.: "DEC MICROVAX 2000, The mini mini", Practical Computing, June 1987, Vol. 10, Issue 6, pp42-43.
[59] Manner R. et. al.: "Design and realization of the large-scale multimicroprocessor system 'Heidelberg POLYP'", INSPEC Conf. Paper 85C15047, First International Conf. on Computers and Applications, Beijing, China, 20-22 June 1984, pp264-270.
[60] Mattos P.: "Applying the transputer", I.E.E. Electronics and Power, June 1987, Vol. 33, No 6, pp402-405.
[61] Mead C. and Conway L.: "Introduction to VLSI systems", Addison-Wesley.
[62] Mendez R. H.: "The Scalar Performance of Three Suptercomputers CRAY's X-MP/2, FUJITSU's VP-200 and NEC's SX-2", Lecture Notes in Engineering, Supercomputers and Fluid Dynamics, Proceedings of the First Nobeyama Workshop, Sept. 3-6, 1985, Springer Verlag, pp 148-158.
[63] Microbox II reference Manual, Microconcepts, 2 St. Stephens Road, Cheltenam, Glos..
[64] Ostlund N.S., Hibbard P.G. and Whiteside R.A.: "A Case Study in the Application of a Tightly Coupled Multiprocessor to Scientific Computations", in Parallel Computations, edited by G. Rodrigue, Academic Press, 1982.
[65] Perrenod S.C.: "The CRAY-2: The New Standard In Supercomputing", Lecture Notes in Engineering,Supercomputers and Fluid Dynamics, Proceedings of the First Nobeyama Workshop, Sept. 3-6, 1985, Springer Verlag, pp174-183.
[66] Petre P.: "A Computer Chip", Fortune, 14 May 1984, Vol. 109, Pt. No. 10, p74.
[67] Purcell C.J.: "An Introduction to the ETA", Lecture Notes in Engineering, Supercomputers and Fluid: Dynamics, Proceedings of the First Nobeyama Workshop, Sept. 3-6, 1985, Springer Verlag, pp 184-200.
[68] RAND: "The feasibility of a special-purpose computer to solve the of the Navier-Stokes equations", E.C. Gritton, W.S. King, I.E. Sutherland, R. Gains, C. Gazley Jn., C.E. Grosch, M.L. Juncosa and H.E. Peterson, Rand Corporation report R-2183-RC, June 1977.
[69] Reyling G.: "Performance and Control of Multiple Microprocessor Systems", Computer Design, March 1974, pp 81-86.
[70] Rudolf J.A.: "A production implementation of an associative array processor: STARAN", in Proc. AFIPS 1972 Fall Jt. Computer Conf., Vol. 41, Pt. 1, AFIPS Press, Montvale, N.J., 1972, pp229-241.
[71] Russell R.M.: "The CRAY-1 Computer System", Communications of the A.C.M., 1978, Vol. 21, Pt. 1, pp63-72.
[72] Seigel H.J. et. al.: "A survey of interconnecting methods", Proc. of the Nat. Comp. Conf., 1979, pp529-542.
[73] Searle B.C. and Freberg D.E.: "Microprocessor applications in multiple processor systems", Proc. of the National Computer Conf., 1976, pp749-753.
[74] Seitz C.L.: "Ensemble Architectures for VLSI: A Survey and Taxonomy", Proc. M.I.T. conf. on advanced research in V.L.S.I., (P. Penfield Jn. editor), Artech house, pp130-135.
[75] Siewiorek D. and Swarz R.S.: "The theory and practise of reliable system design", published by Digital Press, 1982.
[76] Siewiorek D. et. al.: "C.vmp: the architecture an implementation of a fault tolerant multiprocessor", INSPEC Conf. Paper 77C26907, 7th Annual Conf. on Fault-Tolerant Computing, U.S.A. 28-30 June 1977, pp37-43.
[77] S.E.R.C.: "Coordinated Program of Reasearch Distributed systems", S.E.R.C. Annual Report, Sept. 1982-1983.
[78] S.E.R.C.: "Coordinated Program of Reasearch Distributed systems 1977-1984", S.E.R.C. Final Report 1984.
[79] Shoja G.C. et. al.: "Some experiences of implementing the Ada concurrency facilities on a distributed multiprocessor computer system", Software and Microsystems, Vol. 1, No. 6, Oct. 1982, pp147-152.
[80] Snyder L.: "Introduction to the configurable highly parallel computer", I.E.E.E. Computer Society, 1982, Vol. 15, pp47-56.
[81] Speitz W.L.: "Microprocessor Networks", Computer, July 1977, pp64-70.
[82] Shaw et. al.: "The CLIP4 System", INSPEC journal paper issue 8741 87123409. Pattern Recognition Lett. (netherlands), Vol. 5, No. 1, pp71-79.
[83] Stone: "Parallel Computers", Introduction to Computer Architectures, SRA 1975, pp318-374.
[84] Taylor R.: "Survey of transputer applications", Inter-departmental Communication (Computer Studies-Engineering), University of Leicester, Oct. 1986.
[85] Thomas E.C.: "ITOS", Unpublished work, Dept. of Physics, University of Leicester.
[86] Warrington E.M. and Thomas E.C: "Switched memory for multi-processor MC6809E systems", Microprocessors and Microsystems, Vol. 9, No. 10, Dec. 1985, pp 475-480.
[87] Watanabe T.: "NEC Supercomputer SX System", Lecture Notes in Engineering, Supercomputers and Fluid Dynamics, Proceedings of the First Nobeyama Workshop, Sept. 3-6, 1985, Springer Verlag, pp159-164.
[88] Weiman F.R. and Grosch C.E.: "Parallel Processing Research in Computer Science: Relevent to the design of a Navier-Stokes computer", Proc. of the 1977 International Conf. on Parallel Processing, Detroit, 23-26 Aug. 1977, pp175-182; INSPEC conf. paper 78C12487.
[89] Weissberger A.J: "Analysis of multiple-microprocessor system architectures", Computer Design, June 1977, pp 151-163.
[90] White F.M.: "Viscous fluid flow", Published by McGraw-Hill, 1974: ISBN_0-07-069710-8.
[91] Widdows L.C. Jn.: "The Minerva Multi-processor", 3rd Annual Symp. on Computer Architectures, Jan. 1976, pp34-39.
[92] WINDRUSH Micro Systems Ltd.: "PL/9 Reference Manual", Worstead Laboratories, North Walsham, Norfolk, NR28 9SA.
[93] WINDRUSH Micro Systems Ltd.: "PL/9 Programmers Reference", Worstead Laboratories, North Walsham, Norfolk, NR28 9SA.
[94] WINDRUSH Micro Systems Ltd.: "PL/9 User Guide", Worstead Laboratories, North Walsham, Norfolk, NR28 9SA.
[95] Witten I.H. and Cleary J.G.: "An introduction to the architecture of the IAPX 432", Software and Microsystems, 1983, No. 2, pp29-34.
[96] Wulf W.A. and Bell C.G.: "C.mmp-A multi-mini-processor", Proceedings Fall Joint Computer Conference, Dec. 1972, pp 765-777.
[97] Yau S.S. and Fung H.S.: "Associative Processor Architecture - A survey", Computing Surveys, Vol. 9, No. 1, March 1977, pp 3-27.
$\qquad$

PROGRAM LISTINGS

PROGRAM LISTING 1
LAPLACE FOR AN
OLIVETTI M24

```
program lap
dimension a(61,t1)
max=e%O
do 1 i=1,max
    do 2 j=1,ma:
    a(i,j)=1.1
    continue
continue
do 3 i=1,max
    a(i, 1)=9
    a(i,max)=7
    a(1,i)=7
    a(ma%,1)='7
continue
Arit*,'g0,
1 ead**,*)g
contzmbe
41)=1
di # 1=2, max:-1
    do r. }=~2,ma:-
        E. (:,j)=<a(i-i,j)+a(i+1,j)+2:i,j+1,+a<i,j-:, a.j
        1f(a(1,j).1t.2) all=0
    continue
    contamue
prlnt*, a(max/2,ma*/2)
If <all.eq.O) goto 4
print*,
stop
end
Eurroutine oup(ब)
Amension a(50,50)
max=e%
do 1 i=1, ma:
do }2\quadj=1,ma
write(*,99) a(i,j)
continue
夕夕 format(12f7.3)
contzrue
return
end
```


## PROGRAM LISTING 2

LAPLACE FOR THE
MICROBOX .II

OOO1 GLOEAL PEAL AFA:Ar (64O1);
OOO2 INCLUDE O. TKIH ALSE. DEF:
OOOS INCLULE O. 10 OLIES.LIE:
0004 INCLHDE O. HUHICOH.LIE:
0005
OOOG FFOCEDUNE LAFLACE: IHEGER 1.J, HAX. J1EFAIICH:
OOO7 EYIE CH:

0009 /* Lhe initialise bit *,
$0010 \quad M A X=12$ :
0011 repeat
0012 EOUNDAK: $=$ ?
$0013 \quad I=1$ :
0014 FEFLAI
0015 J-!
0016 1.E1 EAT
0017 Arifiai $(I+J *$ MAx $)=0$ :
$0018^{\circ} \quad J=J+1=$
UHIIL. J=11AN:
1-1।1:
0020 1-111:
OOLE $\quad$ ath the bounderv bit $t=1$ and
$002 \mathrm{~S} \quad \mathrm{I}=1$ :
0024 REFEAT:
OO2S Fiflear $(1+\mathrm{HAX})=$ LOUNDAR : :
0026 ARFAF $(1$ AAX $+I *$ FAAX $)=$ BOUTHDAK!
00.7

0020
(1) 2

102
0030 UvTIL $I=14 A x+1$ :
OOS1 printint(max); print(" "):
0032 print:" $\quad{ }^{\circ}$ ) ; ch=getchear: cr 1 if
o03s /* iterations */
OOS4 I IEFATIOR $=0$ :
0035 FEFEAT
$0036 \quad I=2$,
0037 FEFEAT
$0038 \quad \mathrm{~J}=2$ :
0037

$0041 \quad \mathrm{~V} 2=\mathrm{ARFFAY}\left(I+1+\left.J *\right|^{-1} \mid A X\right)$
U $3=$ ARFAY $(I+(J-1) *(11+x)$
$V 4=$ AFFiAA $(I-1+J * 11 A X)$ :
ARFAY $(I+J * H A x)=(V 1+\because a+V=+V 4): 4$ :
$\mathrm{J}=\mathrm{J}+1$;
UHTIL $J=\operatorname{HAAX}$;
$\mathrm{I}=\mathrm{I}+1$;
JITIL $I=1.1 \mathrm{AX}$;
ITERAT IOR=ITERAT ION+1:
UNTIL ITEFIAT ION=5:
UTCHAR (7):
0052
005
0054
$0055 \mathrm{I}=1$;
OOS6 REFEAT
$0057 \mathrm{~J}=1$ :
0058 FIEFEAT
0059 FFNUH (FIX (AFFFAY $(I+J * \| A X))$ ) FFRINT (" ") :
OO6O $\mathrm{J}=\mathrm{J}+\mathrm{I}$;
OOS 1 UIJIL $J=11 A X+1$;
0062 CRLF ;
$0063 \quad \mathrm{I}=\mathrm{I}+1$
0064 UNTIL $\mathrm{I}=11 \mathrm{~A} \mathrm{X}+1$ :
0005 ERLF:
0066 MAX $=$ MAX 12 :
0067 until max:=34:
0968 CALL 事OOS:
0067 EOF

PROGRAM LISTING 3
LAPLACE FOR THE
MULTIPROCESSOR

```
0001 /*
00%:
y00s
0ッい!
000%
0006
0007
0008
OOQ8 DATE _- oth March '87
0010
0 0 1 1 ~ * ~
0012
0013 constani
0014
00144
0015 NOTilH = 5s000
```



```
017 WEST = & = F0%O:
018
O19 AT &EF12:FEAL trh.hrh.tJh.t1h: [%TE alobal Halt flag
```



```
0ご
0022 AI taO%%:ENIE IFFU:
OO2S AI #1FFA:U,IE ID;
0024
0025
gozs include O.trufalse.def:
002% % set or igin for get address s:o that ldr can use as well */
OO23 ORIGNN &COOO:
0029
gozo procedute qet_address( integer i.j ): real . address:
0031 - address=FA||_BASE + i*4+j*||AX*7;
OOS2 IF FE_TAG=1 THENN
0033 EEGIN
0034 IF LUCAL ID
OozS CASE 4 then /* ......... TLH FE .......... *;
0036 begin
0037 if j=1 . and i =11AX-1 then . address=SUUTH+i*4 +j*|1AX* 4;
0033 if i>=1AAX-1 , and j>=1 then .address=EAST+(i-(MAX-1))*MAX*4+4* (j-1)
00:5 if }1=1/{x-1 .arid j=1 then . adrdress=, trh
OO40 end:
0040 end
OM& CASE }1\mathrm{ then /* ......... TFH FE .......... *,
0042 beain
```



```
0044 if i=1 , and i>=1 then .address=SOUTH+4*(i-1) +j*MAX*4;
0045 if i=1 . and j=1 then .addiess=.blh:
004s end:
0047 CASL % then i* ......... &LH FE .................
0048 begin
            beglif
                if j>=1HAX-1 . and i<=MAX-1 then - address=NORTH+i*4+(j-(MAX-1))*MAX*4;
                    if i>=NAX-1 . and j<=MAX-1 then . address=EAST+4*(i-(MAX-1))*MAX+4*j;
0050 if i>=|AX-1 . and j<=MAX-1 then .address=EAS
0051 
002 end:
        ELSE /* ......... BFH FE
```

$\qquad$

``` ＊ 1
0053 ELSE
0054 begin
0055 if i<=1 . and j =||AX-1 then . addres5=WEST +i*MAX*4+j*4;
0056 if j:=MAX-1 , and i>=1 then .addres5=NOFTH+4*(i-1)+4*(j-(MAX-1))*MAX;
0057 if i=1 . and j=11AX-1 then . address=.tlh;
005s end;
0059 END:
00S9 END;
0060 IF FE_TAG=2 THEN
0 0 0 1 ~ E E G I N \
0 0 6 2 ~ i f ~ l o c a l \& i d
OOGS CASE 1 then
00S4 begin
00S5 if i <=1 . and j>==1 then . address==|EST +i*4*MAX (j-1)*4;
OOb' if }\textrm{j}=1\mathrm{ . and }i>=1\mathrm{ . and }i<=1MAX then.address=SOUTH+4*(i-1)+j*MAX*4
Oosi if i>=11GX. and j>=1 then . address=EAST + 4* (i-MAX)*MAX + 4* (j-1);
0 0 6 3 ~ i f ~ i = 1 ~ . ~ a n d ~ j = 1 ~ t h e n ~ . ~ a d d r e s s = . b l h : ~
0065 if i=MAX , and j=1 then . address=.brh;
0070 end:
0070 end;
0071 CASE = then
0072 begin
OO7S if j = 1 . and i>=1 then, addreS5=SOUTH+4*(i-1)+j*4*MAX;
0074 if j>=1fax . and i>=1 then . address=NORTH+4* (i-1) +4*(i-MAX)*MAX;
007'S if i:=1 . and j:=1 . and j=14AX then . addres5=WEST + 4*i*MAX + 4* ( j-1);
ooTS if i=1 . and i=1 then . dddress=.bln:
00,6 if i=1 . and i=1 then .address=.blh:
007% if i=
0078 end;
0080 beqin
```

```
OOB1 if i<=1 , and j=MAX-1 then . addt E5S=WEST + 4*i*MAX+j*4;
```



```
0083 if i>=1 , and i<=MAX . and j = MAX-1 then .address=N(1F:THtal* (i-1) +4* (j-(MAX - 1)
) *MAX;
0 0 8 4 ~ i f ~ i = 1 ~ , ~ a n d ~ j = M A X - 1 ~ t h e n ~ . ~ a d d r e s s = . t 1 h ;
0085 if i=MAX . and j=11AX-1 then . address=.trh:
0086 end;
00g7 ELSE
0 0 8 8 ~ b e g i n ~
O089 if j<=1 . and i<=MAX-1 then . addres5=SOUIH+4*i+4*j*||AX;
0090 if j>= MAX , and i<= MAX-1 then . address=NOR TH+4*i+4* (i-MAX) *MAX
0051 if i>=MAX-1 , and j=MAX. and j = = then . address=EAST+4* (i-(HAX - 1))*MAX + 4*(
j-1):
0092 if i=MAX-1 , and j=1 then . address=.t.rh:
0 0 9 3 ~ i f ~ i = 1 1 A X - 1 ~ . ~ a n d ~ j = 1 1 A X ~ t h e n ~ . ~ a d d r e s 5 = . t , ~ h ; ~
0 0 9 4 ~ e n d ~
0085 END:
OOGG IF FE_TAG=Z THEN
0 0 9 7 ~ E E G I N ~
0078 if i }>=1\mathrm{ . and }i<=\mathrm{ MAX . and }j>=114x then
00%9 - addtess=NUR゙1H+4* (i-1) +7* (i-NAX) * MAAX:
O1OO if i>=1 . and i =MAX . and j<=1 ther,
0101 . address=5OUTH+4*(i-1)+4*j*HAX:
0102 if i =MAX , and j =mAX . and }j=1/=1\mathrm{ then
O10S address=EAST+4*(i-1HAX)*11AX+4*(i-1);
0104 if i}=1\mathrm{ . and }j>=1\mathrm{ . and }j=||Ax then
010S .address=WEST + 4*MAX*i+4*(i-1):
O10S if i=1 . and j==1 then .address=.hlh:
O107 if i=MAX . and j=1 then .address=.brh;
0 1 0 S ~ i f ~ i = 1 ~ . ~ a n d ~ j = M A X ~ t h e n ~ . a d d r e s s = . t l h ; ~
O109 if i=MAAX . and j=MAX then . address=. trh;
O110 END;
0111 endproc . address:
0112
0113 /* bacl to mormal type oriains */
0114 O&IGIIf $B100:
0115
O115
011% pracedure copv(integer address): real .n. .e. . s. .w:
0 1 1 8 ~ i f ~ a c l i d r e s s = . b r h ~ t h e n ~ / * ~ t 1 1 , ~ * ,
O117 beail
0120 . E=SOUTH+(MAX-1):4+1HAX*4:
0121 s=brh:
0121 s=brh;
0122 ev=EAST
0124 end:
0125 if address=.t.lh then i* trh */
O126 begin
0127 - w-blC CTTH1AX*A:
012Q &二人リN:
120 祘标:
0129 -s=50U17H+4*MAXP;
0130 =-blh;
0131 ev!:
01s2 if addipes=.trh then /* blh */
0133 begin
0134 - n=1!ORTH:(MAX-1)*4:
0135 n=trh;
0135 n=trh;
0136 - E=EAST+(MAX-1)*4;
0137 e=trh;
013S end:
0139 if address:.t1h then /* br| *
0 1 4 0 ~ b e g i n ~
O141 .W=WEST+||AX*4+4*(1|AX-1):
0141 - w=WES
0142 
O143 
0147 n
0146 endproc:
0147
0 1 4 7
0143
0147
95% protedur. imit arrav: iritearr i.i.i start.i_finish,i_start,j_finish:
0 1 5 1 ~ 1 ~ e a l ~ . ~ A d d ;
0152 * ELE|E|| FOS=FE_TAG FFOM GUHFLE FROCESSOF * 
015S /* ELEIEHT TYFE=LOCAL IU FROH SOUFCE FFOCESSOF: *
OGA IF FE TAIS
0154 IF FE TOG
0155 CASE 1 THIF:
O156 EEEIH
0 1 5 7 ~ i f ~ l o c a l ~ i d = 1 ~ . ~ o r ~ l o c a l ~ i d = 2 ~ t h e n ~ i ~ s t a r t = = 1
                    else i start=0.
                    If loc:al_id=4 .or local_id=3 then i_finish=MAX
                                    else i_fini sh=MAX+1:
```

```
0161
0162
O164
0165
O106
0106
016?
0168
0170
0171
0172
017S
01/4
0175
0176
01%%
017%
1%%
0130
0131
018=
0197
0137
0105
0186
0187
O197
0190
0176
0191
0172
0194
0175
0 1 9 6
0197
197
0198
0179
O201
0202
0202
O20
0204
205
0205
020,
0209
0210
O211 if.add=.trh .or . add==.brh. .or . arj.J=.hll, or. .add=.tih then copy(.add);
O213 until j=j_finish;
0214
0215
0216
0217
O218 procedure updale( real a,b,c,d ): real average:
0217 average= (a+b!c+d):4:
O2<0 enclproc real avel age;
0221
```



```
                                    11,s value, lucal Lop,locml bot, local_lhs,local rhs:
0224 frlhs_value,lucal_lop.local bot,local_lhs,local, 
0225 . .00al_max=EAST;
O227 . loc_tag=Ef'sTl.2:
O223 . . OC_ loC_id=EAST+3;
top value=EAST+4.
```



```
-ros value=EAST+B:
Oこ2 - 1hz_value=EAST+16:
O2SS MAX=1OCal_ma%:
O2St pe_tag=loc_tag:
O2S5 local_id=10C_loC_id:
OESo local top=top value
O_S local top=top .. value
0237 local rhs=rhs value;
O233 local bot=bot_value
O239 local_1h5:=1hs value:
O240 init_array: /* doing it here stops destruction of init data */
```

```
241 IF FE_TAG=1 THEN
242 EEGIH
243 if local_idz=4 then \({ }^{*}\). ........ TLHFE ..........
0244 begin
\(0245 \quad i=0\);
o24h repeat
0247 .res=cet address (0,inleqer (i+1)):
0243
0243
0249
0250
0251
\(0252 \quad\) unitil \(i=11 A \mathrm{C}:\)
253 end
\(05 i 4\) if local id=3 then * . . . . . . . . ELHFE .......... *)
1255 beyin
\(0256 \quad i=0\);
ozs: 1 epeat
0253 . .1es~rict addtess (0.i):
\(0259 \quad\) - こら=1 vCal lhる:
OLSO -res=get äduress:i...):
                    reミ=10cal_ but;
                    \(1=1+1\);
                (い) il \(i=1 \ln\) :
    end:
    if lucal_id=1 then /* ......... TFH FE .......... */
    beain
            \(\mathrm{i}=1\) :
            repeat
                    res=get_address (i, MAX):
                    res:local_top;
                    . res=qet address (MAX,i) :
                    res=local_rhs:
                    \(i=i+1\);
            antil \(i=\operatorname{MAX}+1\);
        end;
        if local_id=2 then /* ......... ERH FE ......... */
        beain
            \(i=1\) :
            repeat
                    res=get_address (i, o) :
                    \(r e s=1\) ocal_bot:
                    res=oet address (1AAX.i):
                    ress=local rhs:
                    \(i=1+1\) :
            until \(i=1 / 4 x+1\) :
        end:
    ENE;
    IF FE_TAG:=4 THE
    i=
    \(\mathrm{i}=1\);
    repeat
            res:rget address (i, 1);
            res=lacal bot:
            .res=aet_address (ItAX.i);
            res:=10cal _rhs;
            .res*get address(i, MAX);
            res=local top:
            res=qet address (1,i):
            res =1ocal_1hs;
            \(i=1+1\) :
    until \(i=1 \ln x+1\);
    END:
    IF FE TAG \(=2\) IHEN
    EEGIH
    f local_id
    CASE 1 then \(*\) top */
            beqin
                    \(i=1\);
                    repeat
                    res=oet address (i , MAX):
                    res=local_top:
                    \(\mathrm{i}=\mathrm{i}+1\);
            antil \(i=1 \ln x+1\) :
        CASE 2 then \(*\) rhs *;
            begin
                \(i=1\)
                repeat
                    . res=get_address (11Ax,i):
                    res=local lhs:
```

```
0321
03.22
0324
0.25
0.25
0325
0027
0327
0.30
0331
03\Omega2
0332
0333
0334
0335
03.0.6
033%
0.36
03.8
0.3.9
0.40
0.41
0342 ElDD:
0343 endprom:
0.44
0345 procedute iterate: reel .ell..el_..elz,.el4,.res: integer i,j,
0.46 i_start,i_finish.j_start,j_finish:
0.47 /* a tit of thought and this is mv new attempt */
OZ48 IF FE TAG==1 THEN
0347 EEGIN
0.50) i start=1:
0y51 i_finish=11AX;
0352 j_start=1;
0.5S j_finish= MAK:
0354 END;
OSS5 IF FE TAG=4 THEN\
0356 BEGIN
0357 i start=2:
0353 i + +nimh=l.1Ax:
0359 j_start=2:
03.60 i_finish=11月x:
03S1 END:
O3.S2 IF FE T,GG=2 IFHN
036Z EEGIN
0 3 6 4 ~ i f ~ l o c a l ~ 1 d = 4 ~ . o r ~ l o c a l ~ i d = 2 ~ t h e n ~
0JSS beqin
O36S i star t=1:
OSS7 i finimh=NAM:
0363 i star t=1:
```



```
0370 enid:
0371 elइt?
0372 beain
            bealn
        a fir,i\equivh=1fi+x+1:
        1_star-t:= 1:
0375 f年 firish=1/Ax:
0374 , &inim=h=1
0.76 end;
0377 END:
OS79 IF FE_1GG=? THEN
03OG EEGIN
0.31 i start==1:
0392 i fi|1=1,=11A义+1:
O.BS j_start=1:
0384 j_fini巨h=1/ん:+1;
0385 END:
0386 i=i_gtart:
0337 repeat
0.39 j=j start:
0339 reveat
```



```
0391 . El2=agt_addt 0S5(intears (i+1) , i);
032 .el马=get_addiess(i,integer(j-1));
0393. .el4=oet address(inteoer (i-1). i):
03.94 (res=get_addrese(1, i);
0395 res=update(el1.elz,els.el4):
0356 if res=.trh eor
0.378 /*
0397 .el1=aet address(i , MAx+1):
0400 . el 2=aet address(MAX+1, i);
```

```
401 . el 3=uet_address(i ,0);
0402 . el 4=get _address(0,j) :
003 if ell % then cen $13:
0404 if el2.>9 then qen $13:
040S if el % '? then gen t1.%
o4os if el4.9 then qen t13:
0407 */
1403 }j=j+1
0409 until j=i_finish;
040 i= i +1:
0411 until i=1 finish;
012 endproc:
0413
0414}\mathrm{ procedure terminate progr am: integer dummv:
0415 gen #1马:
g14 repeat
0417 dummv=:dummv:
0418 forever:
0719 endproc:
0420
```



```
0422 0ribNH 5EOOO:
042马 procedure main: INIEGEF cUUNT:
0424 E0111!-%:
```



```
042S init vals:
0427 REEFEAT
0428 ITEFFATE:
042% COUHIT=COUHT+1:
O4ZO FOREVEF:
0431 terminate pr ogr am;
0432 /EOF
    #
```

PROGRAM LISTING 4
OPTIMISED 'GET_ADDRESS'
PROCEDURE

## THE INCLUDED FILE: GET ADDD.PL9

```
001 procedure get address( integer i.נ,k ): integer addres5: byte 1a.1b.1m,T1,
T2,1mm;
002 1 a=byte(i)
o003 1b=byte(i);
004 1m=byte(MAX):
005 1mm=1m-1;
0006 address=$0000:
OO7 IF FEE__TAG=1 THEN
008 BEGIN
0009 IF LOCAL_ID
0010 CASE 4 then /* ......... TLH FE ..............*/
OM11 begin
0012 if 1b<=1 . and la<=1mm then
OO13 address=SOUTH+ shift( i,2)
0013 address=SOUTH+ shift( i, 2
O015 address=address+shift(max, 2):
0016 if address=$0000 then
017 begin
0018 if la>=1mm, and lb =1 then
0019 address=EAST+ shift( (j-1).2):
0020 if 1a=1m . and lb}=1\mathrm{ then
0021 end;
0023 if la=1mm .and lb=1 then address=.brh:
0024 end:
O025 CASE 1 then /* ......... TRHH FE ..........*,
0026 begin if la<=1 . and 1b =1 then
0027 lif la<=1 , and lb=1 then 
0029 if la=1 , and lb ==1 then
0030 address=address+ shift( MAX,2 ):
0031 if address=$0000 then
0032 begin if lb<=1 . and la>=1 then
OO34 address=SOUTH+ shift( (i-1), 2):
0035 if lb=1 . and la>=1 then
0036 address=address+ shift( MAX,2 );
0038 end; if la=1 , and lb=1 then address=.h1h:
0038 end:
end; CASE s then /* ......... ELH FE ...........*/
CASE }3\mathrm{ then /* .......... ELH FE
0042 if 1b>=1mm, and la = =1mm then
0043 address=NORTH+ shift( i,2)
0044 if 1b=1m . and la = 1mm then
0045 address=addresst shift(MAX,2 ):
0046 if address=$0000 then
0047 begin
0048 (if la>=1mm and lb = 1mm then
0049 address=EAST+ shift( i.2 ):
0050 if 1a=1m . and lb<=1mm then
0051 address=address+ shift( MAX. 2 )
0052 end;
0053 if la=1mm . and lb=1mm then address=.trh;
0054 end; /* ...........EEHH FEE .....................
OOS5 ELSE /* ......... EFHH FEE ............*/
0056 begin
057 if 1a<=1 . and 1b< =1mm then
0058 address=WEST+ shift( j,2);
00S8 (address=WEST+ shift( j,2 )
0059 if la=1 . and lb<=1mm then 
0081 if address=$0000 then
0 0 6 2 ~ b e g i n ~
0063 if 1b>=1mm. and la>=1 then
0063 if lb>=1mm. and la>=1 then 
0064 (ldress=NORTH+ shift( (i-
O066 address=address+ shift( MAX,2 );
0 0 6 7 \text { end;}
end; if la=1 . and lb=1mm then address=.tlh;
0 0 6 8 ~ e n d : ~
0069 E
0 0 7 0 ~ E N D ;
OO71 IF FE_TAG=2 THEN
0 0 7 2 ~ E E G I N ~
0073 if local_id
0 0 7 4 ~ C A S E ~ 1 ~ t h e n ~
007S begin
0075
0077 if 1b }=1=1\mathrm{ then
0078 begin
0079 if la<=1 then
0080 address=WEST + shift( (j-1).2):
```



```
0099 end;
OlOO CASE }2\mathrm{ then
O101 begin
0102
010s if la>=1 then
O104 begin
0105 if lb:=1 then
O106 address=SOUTH + shift( (i-1).2):
0107 if lb=1 then
O108 address=address+shift (MAAK.2):
0109 if lo =1m then
0110 address=NORTH + shift( (i-1).2 ):
0111 if 1b=1m+1 then
0113 end;
0115
0115 if lb =1 , and lb =1m then
O116 begin
0117 if la<=1 then
0118 address=WEST + shitt( (j-1).2):
0119 if la=1 then
0120 address=address+shift (MAx,2) ;
0121 end:
0122
0123 if la=1 . and lb=1 ther, address=.blh;
0125 end:
0125 end; 
0 1 2 7 ~ b e g i n ~
0 1 2 8
0129 if 1b<=1mm theri
0 1 3 0 ~ b e g i n
0131 if 1a<=1 ther
0132 address=WEST + shift( i,2 ):
0133 if la=1 then
0134 address=address+shift (MAX, 2);
0135 if la>=1m then
0136 address=EAST + shift( j.2):
0 1 3 7 ~ i f ~ l a = 1 m + 1 ~ t h e n ~
0138 address=address+shift(MAX.2);
0139 end:
0140
0141 if la }=1\mathrm{ . and la<=1m then
O142 begin
0143 if lb>=1mm then
0144 address=NOFTH+ shift( (i-1),2 ):
0145 if lb=1m then
0146 address=address+shift(mAX,2);
0147 end;
O148 (if la=1 . and l }\textrm{b}=1\textrm{mm}\mathrm{ then address=.t1h;
0151 end:
0152 ELSE
0153 begin
0154
0155 if 1a<=1mm then
0156 begin
0157 if lb<=1 then
0158 address=SOUTH + shift( i,2 ):
0159 if 1b=1 then
0160 address=address+shift (MAX, 2):
```

```
O162 address=NORTH + shift( i.2):
address=NORTH +
0164 address=address+shift (MAX.7):
0165 end:
0166
O167 if 10}=1\textrm{m}\mathrm{ , and 1b:=1 then
0168 begin
0169 if 1a>=1mm then
0170 address=EAST + shift( (j-1),2):
0171 if la=1m then
0 1 7 2 ~ a d d r e s s = a d d r e s s + s h i f t ( m A X , 2 ) ;
0173 end;
0 1 7 4
0175 if 1a=1mm .and l }\textrm{b}=1\mathrm{ then address=.brh:
0175 if la=1mm .and lb=1 then address=.brh:
0177 En
O178 END: 
0 1 8 0 ~ B E G I N ~
0181
0182 if la:=1 . and la:=1m then
O182 if la 
0183 begin if lo:=1m then
0184 if lo:=1m then 
0186 if 10 =1m+1 then
O187 address=address+5hift (11/AX.2):
0 1 8 8
0189 if lb}=1\mathrm{ then
0189 if lb<=1 then 
0190 address=SC
0171 if lb=1 then
0192 address=address+shift (MAX, 2):
0193 erid:
0194
0195 if 1b = 1 . and 1b = 1m then
0195 if lb 
0197 if la>=1m then
0198 address=EAST + shift( (i-1).2):
0199 if la=1m+1 then
0200 address=address+shift (HAx,2);
0201
0202 if la<=1 then
0203 address=WEST + shift( (j-1),2);
0204 if la=1 then
0205 address=address+shift (MAx, 2):
O206 end;
0207
0208 if address<>$0000 then
0 2 0 9 ~ b e g i n
0210 if 1a=1 then
0 2 1 1 ~ b e g i n ~
0212 if lb=1 then address=.blh;
0213 if lb=1m then addre55=.tlh;
O214 end:
0215 if la=1m then
0 2 1 5 ~ b e g i n ~
0217 if lb=1 then address=.brh:
0218 if lb=1m then address=.trh;
0219 end:
0220 end;
O221 END:
0222 if address=$0000 then address=MAX*shift(j,2)+shift(i, 2);
0223 endproc address;
O224 /EOF
    #
```


## PROGRAM LISTING 5

LAPLACE FOR THE MULTIPROCESSOR
CONVERGENCE. TESTS

```
0001
```

0001
OOO
OOO
0004
0004
000S
000S
0006
0006
0007
0007
0008
0008
Oonc DATE Gth, |arch, :/:
Oonc DATE Gth, |arch, :/:
@010
@010
0011
0011
001Sconslanl fall bast = fomnen
001Sconslanl fall bast = fomnen
0014
0014
0015
0015
OM1S
OM1S
01,
01,
0018

```
0018
```




```
OOZU IHHEGEF HAX: FEAL , arrav: FYYE data tvpe.local id,pe_tag:
```

```
OOZU IHHEGEF HAX: FEAL , arrav: FYYE data tvpe.local id,pe_tag:
```






```
O024 Al 4tEOM: integer i start iteration. i sitart_1tergawou.
```

```
O024 Al 4tEOM: integer i start iteration. i sitart_1tergawou.
```




```
00,2%
```

00,2%
Ooz, inclure U.ttufalse.def:
Ooz, inclure U.ttufalse.def:
0028 maths=fd100:
0028 maths=fd100:
002%
002%
(0)O ;* set or iuirf for get addreas so that 1d, can use as well *,
(0)O ;* set or iuirf for get addreas so that 1d, can use as well *,
00S1 OFIG1H \& COM, -
00S1 OFIG1H \& COM, -
0002
0002
O0SS IHLLUNE 1.GLI HD|N.「LG:
O0SS IHLLUNE 1.GLI HD|N.「LG:
O0:4 proredure 5wi . Iohn:
O0:4 proredure 5wi . Iohn:
00s5 enuproc:
00s5 enuproc:
0056
0056
9037 or igir, 4ty00:
9037 or igir, 4ty00:
00.88

```
00.88
```




```
O040 if m|dtese=.brh then ,* tlh *
```

```
O040 if m|dtese=.brh then ,* tlh *
```




```
4% -=-54%:
```

4% -=-54%:
147 - م-EA:S:
147 - م-EA:S:
e=b\ い:
e=b\ い:
004%
004%
0048
0048
0048
0048
004%
004%
0050
0050
0051
0051
0052
0052
005=5
005=5
0054
0054
0055
0055
00s5
00s5
0056
0056
0057
0057
H=trh:
H=trh:
0059
0059
0060
0060
0060
0060
0061
0061
0062

```
0062
```




```
00,44
```

00,44
0065
0065
00%号
00%号
006'%
006'%
0067
0067
0088
0088
0 0 6 7
0 0 6 7
0070
0070
0071

```
0071
```




```
007= veal .adit:
```

007= veal .adit:
0074 INCLUDE 1.LI ANTNO.VLS:
0074 INCLUDE 1.LI ANTNO.VLS:
OOTS INCLUDE 1.LY, ITER.FLG:
OOTS INCLUDE 1.LY, ITER.FLG:
00%= i=i_start:
00%= i=i_start:
0077 repeat:
0077 repeat:
0 0 7 8 ~ j = j ~ s t a r t :
0 0 7 8 ~ j = j ~ s t a r t :
007.7 repeat

```
007.7 repeat
```




```
081 ADD=1.1
032 if .add=.trh . or .add=.brh. .or . add=.th. .or .add=.tlh then copv(.add);
o08: j=i+1:
oos4 luntil j: i finish:
0,85 i=:i+1;
gogs until i=i finish
097 endproc:
0088
089 procedure updaize( real a.b.c,d) : real a.et aqg:
OGO average=(a+b+c+d),4:
og1 endproc rtal aver aoge:
0 0 9 2
00%:
0095
096
0096
0 0 7 7
0098 - Ioc ta口=EHST+2:
```



```
0100 - tCM velue=[.HST+4:
0 1 0 1 ~ . r h s ~ v a l u e = E A S T + 8 :
.bot valuE=EHST+12
10. .lhE valuw=&AGT+1S:
104 HAX=10Gal_mer:
los peetag=10c tad;
log
l口, 1....1 1.41,% *.l!w
103 10Lel_t1s-1 ls_ value:
109 . local bot=bot value
10 lucal lh==1t,5 alue
```



```
0112 INCLUUE 1.LF_VALS.FLG:
0113 gen & 1%;
114 endproc:
0115
116 procedule iterate: real .ell..elz..elz,.el4,.res: integer i,j:
0117
119 all above flag=true:
119 i=i_start_itetation:
0120 repeat
0121 j=i_start_iteration:
122 tepeat
OLS E E1 1=0Et_addresE(i.inteaer (j+1).0)
ell=-get address(integer(i+1) io(0)
el2=get address(inteper(1+1), j.0);
elj=aet address(i,inteaer(ij-i),0);
                    .el4=uet address(i|leger(i-1, i.0):
```



```
                    res=update(el1,el2,e13.e.4):
if ressz then all above flag=false:
if .res=.trh .or .res=.blh or .res=.tlh .or . res=.brh
ther, copu (.res):
i= i+1:
                until j=j_finish_iteration
                i== i + 1;
    until i=i finist,_iteration:
if all above flag=:true then gen f:f:
endpt oc:
```



```
procedure telminate for ogr am: inteoer chusm,:
    gen l15:
    repeat
```



```
    forevel:
endproe:
145
```



```
0147 ORIGIN & EOON:
148 procedure main: lNIEGER COUNI:
149 swi vettor = =%w iolun:
015O COUH1=0:
```



```
1152 init..vals:
15S REFEAI
154 IIEFFIF:
0155 COU||= L[H||I+1.
015s forever:
015s forever:
015% /EOF
    #
```

```
OO1 IF FE 「HG=1 Tl:EN
OOOZ REGJN
oos i stal t _iteration=1:
0004 i__i|ish iteration-l/ax:
0005 j_star t iteration=1:
0006 j_finish i tel ation=l|ax:
0007 ENE;
O00g IF FE THU=7 IHICN
000马 IF FI
O0S EEEIN
0010 i stitt itetatimm=: .
OH1 i fluish_iterathon il,:
0012 i #tart itetaticon={
O013 i,finish itelation=l|iz:
O014 ENH:
```



```
O15 E:EGIH
```



```
0013 bregin
0015 i stat t_iteratiur=1:
0020 i finish_iter alion-lhix:
0020 joz1 j_finish_iteration=1!
0022 i_finish_itel-ation=t|!a+1:
0023 Enil;
0024 else
0025 beoin
0026 i _start_iteration=1:
0027 i finish iter ation=1/ifx+1,
0 0 2 8 ~ j \_ s t a r t \_ i t e r a t i o n = 1 ;
0029 j_finish_iteration=MAX;
0030
OOJ1 END:
OOS IF FE TAG:= THNN
00S3 E:EGIH
0034 i start itel ation=1;
00.4 1_start_iter ation=1;
ooze j start iter ation=1;
003.7 i_finish_iteration=|AN+1:
003G EIND:
OO37 /EOF
#
```

```
0001 * ELEIIEHI FUS-1E TAG FFOH SOHINCE FROLESSOF: */
```



```
goos IF tE lagi
000.4 CHSSt. 1 11HL
voge l:[1:1+t
0005 it local id=1 . or lacal idocthen i setat=1
0 0 0 7 ~ e l \# e ~ i ~ a t ~ a r ~ t = 0 :
```



```
O007 Nelse i _finish=1.1AX+1;
O010 if local id=4 .or local_id=1 th,0n j_start:=1 -
```





```
OO14 E|LL:
OO15 CHSE 2 IH|H
OM16 ENSE LSIH
001; ( if lomel id
0018 1.ack I tlin, 
019 Main< a thrm
0019 boni:口
M-O 1 1 =l art=O:
```



```
                    | 110)sloflic) 1:
                CHd:
                    Hot,oin
                    L_% gll
                    i_fifist:=14fxi1:
                    i star-t=0:
                    1_fi|ish=||f):
                    end:
                ELSE
                    begin
                    j =tar t=1:
```



```
                    i star t=1:
                                    finish=liA%11:
                    erifl:
        LI:L:
            EEGIH
                i _5tait 1:
                i finlsh:=1月0:1%
                3._star-l=1:
                i. Iत,i=h=1!ax+1:
            E.IN:;
        ELSE:
            EEGIH
            i sta| t=1:
```




```
            j_fini=h=1i@y,1]:
            END:
    ,EOF
    #
```


## THE INCLUDED FILE: LP VALS.PL9

```
0001 IF PE_TAG=1 THEN
0 0 0 2 ~ B E G I N ~
0003 if local_id=4 then /* ......... TLH FE .......... */
0004 begin
0005 i=0;
O006 repeat
0007
0 0 0 8
0008
0009
0010
0 0 1
OO12 until i = MAX;
0 0 1 3 ~ e n d :
0014 if local_id=3 then /* .........EELHfE.............*/
0015 begin
0016 i=0;
0 0 1 7 ~ r e p e a t
0018 -res=get_address(0,i,0);
OO19 res=local_lhs:
0 0 2 0 ~ . r e s = g e t / a ̈ d r e s s ( i , 0 , 0 ) ;
```

```
0021
0022
0023
0024
0025
0 0 2 6
0 0 2 7
0027
0028
0029
0031
0032
0032
0033
0034
0035
0036
0037
0038
0039
0039
0040
0041
0042
0043
0044
0045
0045
0 0 4 6 ~ E
0047 END;
0048 IF FE
0 0 5 0
0051 rem
05% -1Es=art edures=(1.), ('):
ogs: res=local bot:
ouSt -restabl addless(|fax.i .0):
0055 res=10cal rhe:
056 .tes-ael addte=5 (i . ltri%,0):
005; res=100al i.00:
O0s3 .tes-oet acichess(1.1.0);
wos ires-ot acidtecs
oobe i=i+1;
0001 u,
006S IF FL IGOGO- IHLLI
0044 EEGIN
00S if local ic
OOBO CASE I LhEN i* LOD.
00S7 begin
0088 j}==1
004s
0070
0071
0071
0073
0074
0075
0076
0077
0,78
0078
0079
0080
0081
082
0083
0084
0084
00,35
0086
0087
0088
0089
0090
00S1
0091
0092
0043
0 0 7 4
0095
076
0076
0097
0078
0 0 9 7
100
O101
0102 END:
O103 /EOH
#
```

PROGRAM LISTING 6
THE MULTIPROCESSOR OPERATING
SYSTEM

```
0001 /* PARALLEL LOADER */
003
0 0 0 4
0005
0 0 0 6
\begin{tabular}{lll}
0007 CONSTANT RAM_EASE & \(=\) & \(\$ 0000\), \\
0008 & NORTH & \(=\$ 6000\), \\
0009 & EAST & \(=\$ 7000\), \\
0010 & SOUTH & \(=\$ 8000\), \\
0011 & WEST & \(=\$ 9000 ;\)
\end{tabular}
0012
OO14 AT EEFOO: INTEGEFI JF,WI
0015 VALUE4,VALUES,L,R,.FAN,.SM:
OO16 INTEGER INTEFFIUFT_VECTOR: REAL trh,brh,blh,t1h:
0017 BYTE global_halt_flag:
OO18 INTEGER MAX: FEAL - arrav: BYTE DATA_TYFE,local_id,pe_tag:
OO19 EYTE problem_type_flag:
OO20 INTEGER SWI _VECTOR;
0022 AT &2000: EYTE TESTEF;
OO23 /* WEST BLOCK FIGEON HOLES */
0024
0025
0027
0027
0028
0029
0030
0031
0033
0034
0035
0035
0037
OOS9 AT #7FFO: INTEGER SIZE_OF_DATA_TO_EAST
                    DATA FOINTERI TO EAST:
0 0 4 1 ~ E Y T E ~ M E S S A G E ~ T O ~ E A S T , ~
        BYTE MESSAGE TO TO EAST,
            TO_TO_EAST, 位,
0043 FFOMM_TO_EAST, 
O045 INTEGER SIZE_OF_DATA_FFOH_EAST,
OO46 DATA FOINTEF FFOM EAST:
0047 BYTE MESSÄGE_FFOOM_EAST,
        BYTE MESSAGE FFOM_EAST
    TO_FROM_EAST, 
MFOM_FFOM_EAST,
OOS1 AT $AOOO: BYTE FESS_N, FES_E, FESS_S, FES_W,
OO52 IFQ_N, IFQ_E, IFQ_S, IFQ_W;
0053 AT &FFF4: BYTE ID;
0054
OOSS INCLUDE 1.TRUFALSE.DEF:
OOSb include 1.statusb. def;
0057
0058 /* the position of get address to be loaded **
OOS9 ORIGIN =$COOO;
0060 /* ghost procedure to give correct jumps and call values *i
0061 procedure get_address( integer i,j,k ): real .address;
0062 1* dummy - */
0063 1* /* */
0065 endproc .address:
0 0 6 6
O067 origin $f300:
0 0 6 8
OO69 FFROCEDURE send_irq_east;
OO70 IRO_E=FFF;
0 0 7 1 ~ E N D F F F O C ;
0072
0073 FROCEDURE send_irq_west;
OO74 IRO_W=索FF;
0075 ENDFROC}
0 0 7 6
OO77 FROCEDURE enable_interrupts;
0 0 7 8 ~ C C R ~ = ~ C C F ~ A N D ~ \$ E F ;
O079 ENDFFOC;
0080
OO81 FROCEDURE disable_interrupts:
0082 CCF = CCF OR $10;
OO83 ENDFFROC;
0084
O085 PROCEDURE synchronize;
OO86 GEN $13;
OO87 ENDFFOC;
0088
OO89 FROCEDURE initialise;
0090 /* processor has an identitv ID */
```

```
0091 /* remember I am am name not a number ! *
0,92
0093
0 0 9 4
0055
0097 FROCEDURE reset_irq_ from_east:
O098 FES_E=O:
079
0100
O⿴囗1 FROCEDUFE reset irq from west:
0102
0103
10S FFOOCEDLlIE reset othcr _irqs;
O106 FES_N=0;
0107 FES S=0;
OO8 FES_E=0;
0109 FES_W=0
O110 ENDFROC
0111
```



```
0113. /* copv commencing now: *
114 INTEFFRUFT_ID_TO_WEST = INIERFUH'I IO_IT:U|I FANI:
0115 FFOM TO WEST = FFOHIFFIHIENS1:
```





```
119 SIZE OF DATA 10_WEST = SIZE OF DATO |lOM P.HS|
120 ENUFFROC:
0121
0122 FROCEIHJIE pass packel wごt:
0123 * copv commencino now: *.
```



```
    FROH_1O_EAST = FROM_FR|H&W%.%):
    TO_TO_EFST = 10 FLELI EA:SI:
    HESSAGE_TO_EAST = TIESSFi& Il:CHi WE'sl:
    DATA_FOINIEF, RO_EAST = DAIA +DINILIINOII WLST:
    SIZE_OF_DATA_TO_EAST = SIZE_OF DATA_FFIOH_WESI:
EINDFF:OC;
FFOCEDUFE reset packet east:
    INTEFFRUFT_ID_FFOM_EAST = FALSE:
    reset_irq_from_east;
ENDFFOC:
|
FFOCEDUFIE reset_packet_west:
        INTEFRUUFT_ID_FFOH_WEST = FFILSE;
        reset irq_from west;
ENDFFOC;
140
141
0142 FFOCEDURE pass_packet_east;
0143 /* pass packet w2e */
0144 pass_facket_wze:
0 1 4 5 ~ / * ~ r e s e t ~ o r i g i n a l ~ p a c k e t ~ * / ~
0146 reset_prcket_west;
0 1 4 7 ~ / * ~ s e n d ~ i r q ~ e a s t ~ w i t h ~ m e s s a g e ~ * ,
O147 /* send irq ea
0149 ENDFROC;
0150
O151 FFOCEDURE INCH: EYTE TEST2;
0152 TEST2=SM;
0153 . SN=.5N+1.
0154 EINDFROC EYTE TEST2;
0155
O15' FROCEDURE packet_East( EMTE MESSAGE TO_SFHD: INIEGEI: DAIA FOIMTER,
O157 DATH_SIZE );
O158 INIEFFUUFT_ID_TO_EAST = TNIE:
0159 FFOM_TO_EASST }\mp@subsup{}{}{-}=10=10
O16O TO IO EAST = MASIEF:
O160 TO_TO_EAST 
0161 MESSAGEETO_EAST = MESSAGE_TO_SEIDD;
O1G2 DHTA_FOINTER_TO_EAST = DATA_FOINIEF;
O16S SIZE_OF_DATA_TO_EAST = DATA_SIZE;
0164 ENDFROC:
0165
O166 FFOCEDUFE packet_west ( EYTE MESSAGE_TO_SEIND: IHTELEFR DGTA_FCIINTEFi.
O168 IHITEFRLUFT_ID_TO_WEST = TRUE;
0 1 6 9 ~ F F O M ~ T O ~ W E S T ~ = ~ N F S T E F ;
0170 TO_TO WEST = ID;
0171 MES̄SAGE TO WEST = MESSAGE TU SEHD:
```



```
172 DATA FOINTER_TO_WEST = DATA_FOINIEF
O173 SIZE_OF_DATA_TO_WEST = DATA_SIZE;
0175
0176
177
177 procedure dump: iriteger compact(o):byte element pos.element type:
0178 real .loc_of_data,.packet pos:
g179 integer i_start,i_finish,j_start,j_finish,i.j,init luc.data__size:
O180 integer block_count,k,k_start,k_finish;
```

```
    end;
            j=j+1;
        until j=j_finish:
        i=1+1;
    until 1=:i_finish;
k=k+1;
until f=: f1|155h:
ccr=cc: arul tef:
ensproc:
02O4 FFOCEDUAE \equivtap: integer reset:
    reset = ff (%)い:
    3いmp 1 e=& 1.:
ENIDFFIOC:
O2S% FROUE[MHF, pass load west: brtee .Sil_t. .SH_W;
0290 /* copy the prooram actoss first *,
0291 . Sti t=&700%:
0292 . S11 W=:#7004:
O29S FE|EHT
0294 Sil W=3|!E:
            SM E=.5H E+1:
            .SM E==.SH E+1:
        UH|IL .SH E-- - ,O%O;
        /* copr the packet now *,
        \rhoajs partet ecw:
        /* reset the or ioinal packet */
        1esst Fractet_east;
        * send irgq west with message *i
        send_11G_west:
    EINDFFROC:
```



```
    FOCEDUR& pams pactet west:
        * pas's the 'un' pactet *
```



```
        * reset the original pacteet *;
        feset lactel_east:
        * send irg west with message *?
        selld irg west:
    ENDHFTOH:
    FFGULEDUFE pass stop proq| am west:
```



```
17 ENDFHOL:
0319 procedu!e halt:
0320 i* set the qlobal interrupt flag, so that if irq Ed again */
0.21 /* if it iss not the continue run then it will remain halted */
OS22 global halt flag=1F|UE;
0323 /* send inessage to HF to say its halted *i
0324 packet_east (FROICESSOR_HALIED,NULL,INULL);
0325 send irq east:
0326 endproc;
0327 procedure resume;
OS30 * set the Glol,al halt flad so that E:ecution can contimue */
0Ss1 /* after the interrupt has been serviced, (bv this routine)*/
0S32 global fralt flag=F;FLSE:
0<33 ;* send the HF a mnssages to sav statting again *i
OS34 packet East.(COHTINUED FUUN,INULL,NLHLL);
        send_irq_east:
    endproc:
OZ.7% procedure pass dump_cata Eaइt: real .loc_of_data,.dest_of_data:
0.41 integer i,i_end;
0342 . 100 of diata = 65300):
0.43 .dest_of_dalu=$7800;
O344 i-1:
0345 i end=401:
0.45 1_erni=4
0.47 dest of date =10G of_daled:
0343 .log_of_dated =.10__of_data+4;
0 . 4 9 ~ . d e s t ~ o f ~ d a t a = . d e s t ~ o f ~ d i a t a l 4 ,
0350 i= i + 1;
OZS1 untj1 1=1 _end;
0.52 pass_paclet sast:
035S endpr oc:
```



```
0.58 FLAG=0;
O559 VALUE1 = IN/H:
03s0 /* VAL.1I HEX? *i
```

0280
OLB1
0.82
023
0285
0318
0327
0328
03.7
0338
0.37
0.554
0355
0.56
0.5

```
0362 IF VALUE1 G . AND VALUE I A THEN FLAG=1:
OSSS IF VALUE1, % IHEN VHLUEI=VALUE 1-FOT:
0.34 IF FLAG=1 THEH
03.65
0.30
0.50
0.3:
0.38
OSO9 VALUE L-val_UE 1-FSO:
U70 ENDFFLUC HIIE VALUE 1;
0.371
OB72 FFOCEDUFE EIIE: BYIE VALULZ,VALUES,CHI_FEX:
OB7S VALIUEZ=INHEX;
0374 VALUE%=SHIIFT(vALULE,4) AIND #FO:
O.75 VALLUHS= IIHIEX:
O\76 CH_HES=OWLUES+WHLUES:
0.577 CKSUH=OCI SLH1+CH HEX;
0.78 ENUHFUE BYIE CH HEX:
0379
OSgO FROCEDLFEE EHDDR: ITJIEGEFi WOFD(O): FYTE WOHDDI, WORDLQ:
0381 WOFDHI-RI IF:
0.82 WORDLO=EJIL:
OS3S ENDFFOC INTEGFF WORD:
0.384
```



```
0.86 - S1F:170ッ%!
OSG% REFEFT
G3S8 UNIIL S=1INH:
OJ39 IF SH1= '; IIEH
OS%O BEG111
0371 [1H15HED=F|FUE:
            FACIEI EAGT (FROGRAAl LOHDED OK .IHUNL.INLULL):
        EWD:
        ELSE
        EEEGIH
            IN SH L THENL LOAD:
            Si%=.SM+1;
            Ck5111=0:
            LOUINT-L:ITE:
            COLH1T=CULHAT - -2:
            - FAH/H=EGADDK;
            REFEAT
                    COHINT =COUNI - 1:
                    1f COLINA<<0 11|.1/
                    &&G1H
                            F:Al=BITE;
                            .FIAl1=. FAl1+1;
                    EIII):
                    SHIIL. COUTH=0:
                DLH|Ir=EEIIE:
                    CKSLH=CN:SUM+1:
                    IF ClSUHI=0 THINH
                    BEGIN
                    FACNET_EAST(GOT_CODE_OH,HKLL.IULL):
                    EINU:
                    ELSE
                    HEGIN
                    FACIET EAST (FFOGKAII_I (HAL ERFOF.HULL,NUILL):
            EHID:
        END):
        SEHIL_IFO_EASI;
    ENDFFROL:
FFOLEDURE rUn: IOIELEN .SIART ADDNESS:
```



```
            l*
                yes i know this is defined as being the address
                of the data. but in the run procedure it contains
                the address from which the frodram should be run
        */
        packet _east( FFiOBlifil_FUNHIIJG_OH .IHLLL,INULL. );
        reset iry from_east
        setid_irq_Easst;
        JU!W'S START_ALDFESS:
    ENDFF:CLC:
043%
4.
042.3
437 procerlure 1+q:
O440 if IHIEFTVUFT_ID_FFOHI_EASI=TRLIE thEN
0441 begin
reset ir q_+ron_eash:
if JD=:10_rFOHI_EAST ther
0444 beoin
0445 if |HESSAGE FFUHI EAST=LUAD FFIUGIFAI
0446 then load:
044; El=e
```



```
0447 else
Q4SO if HESSAGE FFOH EAST=「IUN LAFLACE THEN
```

```
    bevin
    problem_trpe_flag=0
        run);
        eri
        ElGR
        begin
        problem_type_flag=1:
        run;
    end
        if HFSSHLE FROHI FAST=1 FOGRAII_STOFTED OH
        then stop:
        ElS*
        i f IESSAGE FFOHI_EHST=DUHF_DATA
        then dump:
        else
        i + HESSAGE FFOOH EAST=HHLT FFOUCESSOR
        then halt:
        else
```



```
            then ressume:
            else
                    egirt
```



```
                    send_irq_east:
            enul:
    end:
else
    begin
        f lESSHRE F ROH EASI=LOAD FKOGRFAl .OF
            HESSAGE FFOH EFSI=\LMM LAFLACE .OF
            IESSAGE FFOHI_EAST=RLUN_NS
        then pass load_west:
    el\equive
        HESGAGE FRUM EASI=RLMA FROGRAN .OF:
            HESSAGE_FFOUM EAST=STOF_FROGRAII .OR
            IESSAGE _ FOM EASI = DUIF-DATA .OF
            MESSAGE_FROH EAST =FHALT_FROUESSOF .OF
            HIFSSAGF FFIOH E.AST=CARIKY ON
        Lhen मa=s pactel wesl:
        elat
            #|i|
            packet_east(TFA|HSHISSIOH EFHUFi EZW.IUHL.,HULL):
            send_irq_east:
                erid:
    end:
    reset paclet_east;
    end:
    if IHTERNSUH T _ID_rNOOH_WESI=TF:UC
        then
        begin
        restt__11 q_flom_west;
```



```
            HESSAGE FROH WEST=FROGF=11_LOMDED OH . OF
            HESSAGE FROH_WESI=FlOOGFATI STOHFED OR: .OF:
```



```
            IESSAGE _FKOHI_WEST=FRUCESGOK_HALTEDD .OF
            MESSAGE_FRUT1_WESI =CONT IHNUED_RUNN
        then pass packet _east:
        else
            if.||SSGAGE FFOH| WEST=DU|ii ItH
            then pasiz_dump data_east:
            else
            be!jln
```



```
                send irg eact;
            end;
        end:
    else
    begin
        Esst, atlist jrqs:
```



```
        Seいd_irq_east;
    encl:
it glohal larlt_f|a=- lhbl thon s.uchaconize:
endproc:
origin fflow
procedures ira:
    Cal1 INIEFFUF T VELIOF:
endpr oc:
procedute swi:
    call Swil L'ECrof:
eridproc:
```

```
0538
```



```
0540 51 ACK=FLF1F;
O541 FFOCEDUFE HAlH: byten .tester:
0542 initialise:
054% testel = FDu00
```



```
05.75 REFEAT
OSto Lu:tor-555.
O5.% fOHLVEF:
O548 ENNFFOOL:
G44%,EOF
    #
```



## THE MULTIPROCESSOR OPERATING SYSTEM

THE FOLLOWING GIVES A BRIEF DESCRIPTION OF THE FUNCTION OF THE MAIN PROCEDURES OF THE MULTIPROCESSOR OPERATING SYSTEM:

INPUTS
ACTION
send_irq_east
send_irq_west - sends an irq request to the
enable interrupts
disable_interrupts
synchronize
west
sends an irq request to the east
enables interrupts
disable interrupts
oneof two things:
(a) if interrupts are enabled executing this instruction waits for an interrupt to arrive and then services that interrupt and then continues with execution of the next instruction
(b) if interrupts are disabled executing this instruction waits for an interrupt to arrive and then

```
continues with execution of
    the next instruction
```

initialise
enables interrupts
reset_irq_from_east - resets an irq from the east
reset_irq_from_west - resets an irq from the west
reset_other_irqs - is an interrupt occurs from
an unexpected direction the
unexpected irq is reset by
this call
pass_packet_e2w - copies a packet at the top of
memory in a direction east to
west

| pass_packet_w2e | copies a packet at the top of |
| :--- | :--- |
| memory in a direction west to |  |
| east |  |

reset_packet_east - resets the irq flag and the
irq from the direction east
reset_packet_west - resets the irq flag and the
irq from the direction west

| pass_packet_east | sends packet received from |
| :--- | :--- |
|  | west to the east, with |
| associated | interrupt |
| handshakes |  |

packet_east

```
message, dp, \({\underset{\wedge}{i}}_{\boldsymbol{i}}\) places a packet of information in east sm block pigeon holes. the message to pass is message, dp and ds are data pointer and data size pointers (null if not needed)
```

| pass_load_west | copies motorola format packet |
| :--- | :--- |
|  | of program at the base of |
| east block sm to a |  |
|  | corresponding section of west |
|  | sm, and sends it on with |
|  | associated |
| handshakes |  |

pass_run_program_west -
pass the message to run from east sm to west sm with associated interrupt handshakes
checks for a valid hex
character after call to INCH,
reporting any error to

```
master, then converts it to
numeric form
```



PROGRAM LISTING 7
THE OVERSEER

```
0001 AT 象C14: intecer lp;
0002
0.- include 1.0s a.णl%
O004 include 1.statMsi.def:
Oo05 include 1.tiulalse.def:
ogos include 1. iosubs.lib:
00% include 1.hexio.1it;
O0g include 1.f1e*2.1ib;
omery include 1.rnmocom. 1 ib:
OQ10 include U.realcor.lib:
0011 inclucle O.tealio.1it:
0012 include 1.0s_b.01?;
```



```
0015. st (0)=1: st(1)=: : st(2)-F: st(3)='.: st(4)= = : %
001% et(5)=L: st (6)= = ';
017 1p-.st:
0018 get filemame(.fcb):
0019 open_for wurite(.fcb):
O2O SET_EINAFiY(.FEB):
021 file_dump_option=trlue:
0022 endproc:
0023
OO24 procecfure write real (real input;: real fred(c): bvte a,b,c,d;
oozs +red=inout:
0026 write=(.fcL.d);
0027 wr ite(.fcb,b);
0028 write(.fcb,L):
o02q write(.tct,d);
00z0 endproc:
```



```
0032 procedure set_sm_pointer_to_data_start: integer wo(0):brte hi, lo:
00Ss wo=0;
0034 10=pe_no;
003S wo=shift( ( (wo-1) and b0003 ). 12);
Q036 wo=wo or $0800:
00S7 pointer value=wo:
00:% pointer value=w
0038 endproc;
0040
0041 /* -.-.-.-----..---...
0042
O044 procedure P menus:bytr: %,v:
    :=3S:
    v=15;
        clear_menu(0);
        move cul sot - , y) ; print ("ME|NU"):
        move_cursar (x-1,v+1): mrint("******"):
        x=x-4;
        move cur巨or (x\cdots7.y+s); pr int "Further possit.le ofti(|!\equiv:");
        move_cursor(:-4,y+5); print("Fositions (typer)");
        move cursor(x-4,ytB): print("Jump to restart (tvos J)");
        move_cursor(x-4,y+;): print("Fefresh screen (tvper;");
        move_cutsor (70,y18);
    endproc:
    057
58 procedure P_menuz: byte }x,y\mathrm{ ;
058 }\quad\textrm{x}=35\mathrm{ ; ;
0050 y=15:
os1 clear menu(s)
O062 move cur sor (x,y); pr int("|l|||"):
0063 move_cursor (x-1,y+1): print("******"),
0064 <=>-4:
O06S move cur sor (x-7,y+s): print("Vulthen optuons :");
Oobb inove cursor (x-4,v+5): print("Halt processors (type H)"):
O0S7 move_cursor (x-4,y+B): print("Execute Laplace (type E)");
0 0 6 9 ~ m o v e ~ c u r s o r ~ ( x - 4 , v + 7 ) ; ~ p r i n t ( " C o n t i n u e ~ r u n ~ ( t v p e ~ C ) " ) ;
0067 move cursor (%-4.y+g); print ("Dump results (tvpe D)"):
0070 /* extra commands here */
0071 move_cur\Xior-(70,y+8);
0072 endproc;
0073 include 1.0E_d.F.17;
0074
0075
```



```
0077 include 1. loader _a.pl%;
0078 include 1.cos_f.pl9:
0074 procedure relreive data(byte irq_origin): 1nteger .data fosition,.sm,tt:
0080
001
0 0 8 1
0082
008S
0084
0085
0085
0986
0087
```



```
0088 set_sm_pointer to duta_stert:
0090
    putchar (12):
    teger 1,j.i_pos,j_pos, temp, bloct_count
    pririt("DHTA FFOHI DIFECIION:= "):
    put_he%_bvte(irq_origin):
    crlf;
    cr1f:
    5m%real=afl-40;
    block_count=0;
```

```
0991
092
0092
0094
00'% tepeat
O090 ik (, 口 Lo disk in real life tiere *'
```



```
10.7%
0101
0102
010?
0104
0100
0107
0108
0109
0110
0111
0112
0113
0114
0115
O116
011%
011
O1
12
0121
012
12
012
0126
129
0129
0129
130
01=1
0132
0133
0134
0135
0136
0137
0137 /*
139 if pe_to_load=1 then (lose_ ille.f(cb)
140 if pe_to_load=4, and irq_origin:=4 then rluEe_tile(.fcb);
0141 if pe_to_load=1s . and irq_oriqin=16 then close_file(.fcb)
0142 *i
142
0144 en
0145 /*
0146 procedure irq: byte id,pe_no_save..ssm: bvte irq_oriqin:integer.wiong_val
ue:
0147 pe_no_save=pr_no:
0148 pe_no=1;
O149 -55m=#ff5%;
0150 /* set sin pointer *,
0151 set_sm_pointer top:
Q152 if ssm=true then id=1
015% else
0154
0155
015
015
015
015
160
0160
O15
0162
0163
0164
0165
0155
0165
0157
0168
0167
0170
0171
171
G175 delav(t0010): a sw reset of interrupting pe *)
l S5m=末ff57: 55m=false:, * a sw reset
0177 - .55m=#ff50:
0 1 7 8 ~ i r q u o r i g i r l - s s m :
0179 /* let the message be in ssm x,
018
CCt = CC, or &1'1:
1=0;
    i=0:
```



```
        black_counl=abloch_count11:
        if block__count=4%) .or i* i=(ma%-1, *(ma%-1) then
        bearn
                    Cr(#NHD OF EilUCK")
                    prinit
                    pe_no=1rq_origin:
                    packet_to_mem(true,master, pe_no.carry_on, null, null):
                    interrupt(direction_of_pe_no(pe_no));
                    if i*i* (max-1)*(max-1) then
                    arn biJ:
                    ** reset niw s/w irq */
                    / wherever it came from reset it ! */
                    resirq(1): resirq(2); resirq(3): resirq(4):
                    set _sm wointer _top:
                    .S5m== f+57:
                    sミm=talse;
                    block_count=0;
                    set sm_rointer to diata_start:
                . sm_real =: fff40;
        Elid:
        else
        if.sm,teal-fffoo then
        begin
                    .smreal=&FF40:
                    pointer_value=pointer__value+fo020;
                    sin pointer=pointer _value;
                elld:
                j= j+1;
        until J=ma::
        crlf:
        i= i +1:
        untill i=max:
        crlf:
CFLF:
print("EIIL UF FRUCESSURSS DATA"):
cr1+:
*
pe to load=%. alid irg ormain==7 then close file(.tcb):
ccr=ccr and 车:
ndproc:
/*
else
beain
    Gegin
    NE_no=Z;
            set_sm_pointer _up:
            if 55m=true then id=2
    else
    beqin
        mequn
            pe_no= S;
            set_sm_poiniter_top:
            if 5sm=true then id=s
            Else
            begin
            pe_no=4;
                    set __sm_pointer _ top:
                    i d=4;
                end;
            eric;
end:
* id now coutaibs the direction from which the irg
            camee, and the diroction which it must be reset
resirq(id);
delav(t0010)
.55m=&ff57; 55m=false: * a swreset of lnterrupting pe **
.5sin=\mp@code{ff54.}
```

```
0181 年atus bow update(irq_origin, 5sm.0):
O18S if ESm=dumping then
0184 begill
O18S retreive data(ilq_origin)
0186 end;
0187
0188
0188
0189
0190
0191
0193
0174
0174
0195
017%
0178 reset__sm_pointer';
0199 Fe_no=pe_no_save:
0201
0201
0202
0204
0205
O206 1nclude 1.10ader b.p17:
026,
0208
0209 include 1.mul 1dr2.015:
0210
O211,
O212
O213 procedure dump: bute i .%,v.ansiver:
O214 /* clear screen and displav a status type message *
0215 . clear _menu(0);
0216 x=10;
0217 y=10:
0218 move_cursor (%,v); print("DLHIf DAIA"):
0220 i* check its the instruction required *:
O221 move_cursor ( }%,v+4)\mathrm{ ; print("AFE YOU SUliE (Y/N) ? ")
0222 answer=getchar:
022S if answer = % Or answer= ' Y then
0224 begin
0225 /* of lets uet on with it then *
    *=1:
            * pul pachet intormation onte =crmen *
            patet_init:
            Watel fill(false,master.0.dump datet.nul1.nul1):
            * loop until all have dumped x
putchar (12):
            repeat
                    digatue_interrupts:
                    paket imt:
                    pe no=pe(i)?
```



```
                    packet _lo menn(true.master,pe(i).dump.data.null .nul i):
                    interrupt (directicn of _pe_no(pe(i;)):
                    sunch;
                    enable_interrupts;
                    i= i + 1;
            until i=pe_to_load+1:
        end;
endprac;
245
0240
0247 pr ocedure send hal1:: bvte 1, 访, answa,
        * clear screen and display a status tvpe mossage *
        clear_meru(0);
        *=10;
        y=16;
        move_cul sor ( }%,v)\mathrm{ ; print("HALT AL_L FROCESSING ELEHENTS")
```



```
        /* check its the instruction required *,
        move_cursor ( 
        answer-"getchar:
        if answer=' }\checkmark\mathrm{ .or answer= Y then
        begin
            * ol lets aet on with it then *
            i==1
            /* put packet information orito screm| *
            /* loop until all have dumped */
            repeat
                    disable_interrupts:
                    pe no=pe(i):
                    parket_to_men(true,mester, pe(i), halt_processor,null, null):
                    interrupt(direction_of \rhoe_no(pe(i))):
                    Svnch;
                    enable_interrupts:
                    i=i +1;
```



```
,4%2
045:
0455
0454
0,455
0450
0457
0458
045%
040%
0)464
0461
0481
move_cur 5or ( }%,y+4)\mathrm{ ; prinit ("?");
0465
0406
9405
040?
O}10
6408
070
0.471 itch%:% v.or ch2= ' then
0472
94,%
047%
0474
04;
O4is he:ctwmi: Llemlor Llen report_error (.fcbi;
04%
478
04%9
0480
04gz procedure just r': brte? #.y.chz: inteued address:
0484
0485
0485
0487
0488
0484
0470 move_cur sor (x.v ): plint (") ") :
0491
0472
0.472
0493
047.4
04%:
0470
947,
0478
6477
0475
0500
0501
OSO2 move_corsor (%,v+4); print("*)
move_cursor (%,.+马): prinit("NEALYY IO SEND (r,H) ?"):
050s chz=getcher;
0504 if ch2= ' . ot chz='% them
0 5 0 5 ~ b e q i \sim
0506
0507
0509
0510
0510
0511
0512
OS13
O514
0515
0515
0517
0517
0518
0519
0520
0521
0522
0522
0523
0524
0525
0526
0527
0528
0529
0529
0530
0532
0533
0534
055
O-5
0536
0538
053 clear mencu(0);
move_cur-sor (10.15); print("sound on = 1"):
0540 move_cursor(10,17); print("sound off=2"):
```

```
0541
0542
0543
05.4
S4 procedure results to fille: byte cha
,5,47
0547
548 mover i-ur sor'10,15):
OS49 print("DO vOU WISH 1U DU&| FESULTS TU FILE ?"):
```



```
051 move <", 501 (12, 20);
```



```
&S5: it ch==v or ch=: % then file init:
0554 move (-u sor (20,22);
gSडS print("O1 ?"); ch=getchar:
055% endp% OC:
055?
053 pr coedur e les options (byte order ):
05S9 it order: i .or order= J then warms:
0sbo if order= L .or order= 1 then 1_merum:
```



```
0562. if order='s . or order='s then stop:
050S it order= P .or or der=F F then compa=s:
0564 if or cler= ' % . or or der='H then serid_halt;
0505 if order= e .or order = ' E then exe l apl ace:
O5ob if order= c.or order='C then l esuma=:
gso7 if order=f . or order=F then reflesh displav;
OSos it or der = d . or or det = D then dump;
0569 if order= t. or order = T then qt:;
osig if order= Q . or or der=2 0 then silent;
If or der= w .or or ver== w then mst 1:
S% if order= g . or order= 6 then just_r:
```



```
054 if or cler = % or ordet = ज tticn result= to_fije:
0575 if orderz= .or order= z then closesilef.fcti;
0 5 7 6 ~ i f ~ o r ~ d e r = b ~ . ~ o r ~ o r d e r = ~ E ~ t h e n ~ i ~ t e s u i n e : ~
0577 endprot:
0578
577 procedure mनi|: bvte order: inteqer reztart:
0580 init
0s31 file_dump_option=false:
5s8 restar t=tgoos;
0593 Eratie interrupts
6534 L1:
0535 - inerul:
0 5 3 6 ~ O - ~ d e r = g e t c h a r ~ : ~
050% Or der=getchar
0587 if at Jer
0533 begin
    begin
                les_notions(or-der)
            goto L1:
            End:
            Pineいこ:
            order =getchar;
            if order<>क0a . and order<>.#od then
            begin
                les_options(order):
                goto Lこ:
            end:
L马:
            pactumy:
    order=gatchar:
    if order foa . and or der fod then
    begin
            less optioris(order'):
                goto L.3:
    end:
L4:
    P_mienul4;
    order=oetchar:
    if order: toa . and or-dw. fod then
    begin
            les_options(order);
            goto L4;
            end;
    goto L.1:
/EUF
#
```

THE INCLUDED FILE: OS_A.PL9

```
0001 /*
0 0 0 2
0003
0003
0004 ( *****************
0006
0007 */
0008 /* last mod 10 oct 86 */
0009 /* os1 */
0010
0 0 1 1
0012
0013 at $c840: byte fcb,error (319):
0014 at 銓9: byte ttyset_pause;
0015 at $7fff: byte status:
0016 at tff20: byte res1,res2,res3,res4,
0017 irq1,irq2,irq3,irq4:
0018 - integer sm_pointer:
0019 at $df84: integer irq_vector;
0020 at $a500: integer pointer_value: byte pe_no,max:integer .array,gef:
0021
0 0 2 2 ~ g l o b a l ~ b y t e ~ c h e c k s u m , l o a d i n g :
0023 integer ccopy,length, address(0):
0024 byte address_high,address_low:
0 0 2 5 ~ b y t e ~ t t y s e t ~ p a u s e , s a v e : ~
0026 byte stringi (20):
0027 byte buffer(255), erflag,keychar.
0028 -5m, ch, silent_running, pe_to_load, pe(17),
0029 local_ids(17),pe_tags(17):
oozo byte file_dump_option;
0031
OOS2 /EOF
#n
```

THE INCLUDED FILE: STATUS7.DEF


## THE INCLUDED FILE: OS B.PL9

```
0001 at &cc14: integer the file;
0002 procedure delay(integer i): integer c;
003 c=0;
0004 repeat
0005 c=c+1;
006 until c=i;
0007 endproc;
0008
0009
010 procedure direction_of_pe_no( byte no );
OO11 endproc ( ( (no-1) and aOS ) +1 );
0 0 1 2
0013 procedure interrupt (byte direction);
0014 if direction=1 then irq1=$ff;
0015 if direction=2 then irq2=㧨f;
0016 if direction=3 then irq3=$ff;
017 if direction=4 then irq4=Fff;
O018 endproc;
0019
0020 procedure resirq(byte no):
0021 if no=1 then res1=0;
0022 if no=2 then resz=0;
0023 if no=3 then resS=0;
0024 if no=4 then res4=0;
0025 endproc;
0026
0027 procedure enable_interrupts:
OO28 CCR = CCF AND FEF;
0029 endproc;
0030
031 procedure disable_interrupts:
0032 CCR = CCF OR $10;
033 endproc;
0034
0035 procedure set_sm_pointer_top:
0036 integer wo(O):byte hi,,lo;
037 wo=0; /* top two dc bits are zero */
0038 lo=pe no;
0039 /* re pointer needs to be xxNN 1111 1110 0000 */
0040 wo = shift( ((wo-1) and q000S ) , 12):
0041 WO=wo or $OFEO;
0042 sm_pointer=wo;
043 endproc;
0 0 4 4
0045 procedure set_5m_pointer_bot:
0046 integer wo(0): byte M\overline{i},lo;
0047 wo=0;
0048 lo=pe_no;
0049 wo= shift( ( (wo-1) and t0003 ), 12 );
0050 wo=wo:
0051 pointer_value=wo:
0052 sm_pointer=wo;
0053 endproc;
0054 /EOF
```


## THE INCLUDED FILE: OS_C.PL9

```
O001 procedure reset_sm_pointer:
0 0 0 2 ~ 5 m / p o i n t e r = p o i n t e r \_ v a l u e ;
0003
OOO4
O005 procedure move_cursor (byte x,y);
0006 putchar (f0e);
0007 putchar (y+$20);
0008 putchar (x+$20);
0009 endproc;
0 0 1 0
O011 procedure overseer_title;
0012 move_cursor(11,\overline{0});
0013 print("_0000 M EFi 0000
OO14 CRLF; move_cursor(11,1);
0015 print("V v
OO16 endproc;
0 0 1 7
0018 procedure status_bow_init (byte no):byte x, y;
0019 <=((no-1) and $0S)*20+2;
0020 if no<17 then y=11;
0021 if no<13 then }y=8\mathrm{ ;
0022 if no<9 then }y=5\mathrm{ ;
0023 if no<s then y=5
0024 if novs then }y=
0024 move_cursor ( }x,y\mathrm{ ();
0025 print("FROCESSOR'No. ");
0026 move_cursor ( }x+14,y)\mathrm{ ;
0 0 2 7 ~ p u t / h e x ~ b y t e ( n o ) ;
0 0 2 8 ~ m o v e \_ c u r s o r ~ ( x , y + 1 ) ;
0029 print("status");
0030 endproc;
```


## THE INCLUDED FILE: OS_D.PL9

```
0 0 0 1
0002 procedure paket_init:byte x,y;
0003 x=40;
0004 y=14;
0005 clear_menu(x);
0006 move_cursor(x,y+2); print("INTERRUFT_ID ...");
0007 move_cursor (x,y+J); print("FROM ............");
0008 move_cursor(x,y+4); print("TO ..............");
O009 move_cursor (}x,y+5); print("HESSAGE ........"); 
0010 move cursor (x,y+b); print("DATA_FOINTER ...");
0011 move_cursor (x,y+7); print("DATA_SIZE ......");
0012 endproc;
0 0 1 3
O014 procedure paket_fill(byte irq_id,from,to,message:integer dp,ds): byte x,y;
0015 x=57; y=16;
O016 move_cursor (x,y); put_he%_byte(irq_id);
0016 move_ctrsor(x,y); move_cursor(x,y+1); put_hex_bvte(from);
0017 move_cursor(x,y+1); put_hex_byte(trom);
0019 move_cursor (x,y+3); put_he%_byte(message);
0020 move_cursor(%,y+4); put_hex__address(dp);
0021 move_cursor (%,y+5): put_he%_address(ds);
0 0 2 2 ~ e n d p r o c ;
0023
0024 procedure realmaths: real .a_real:
0025 a_real=10.3;
0026 a_real=a_real*2.4;
0027 endproc;
0 0 2 8
OO29 /EOF
```

THE INCLUDED FILE: OS_F.PL9

```
OOO1 procedure packet_to_mem(byte irq_id,from,to,mess:integer dp,ds):integer tm
p1,tmp2,wor (0):byte hi,lo;
0002 tmp1=pointer value;
0003 tmp2=.5m;
0004 status_boN_update(to,mess,0);
00OS set_5m_pointer_top;
0006 . 5m=生FF58;
0007 wor=ds;
0008 sm=hi; . sm=. 5m+1; 5m=10;. . mm=. 5m+1;
0009 wor=dp;
0010 5m=hi; . 5m=. 5m+1; 5m=10; . 5m=. 5m+1;
0011 sm=mes5; . Sm=. 5m+1;
0012 sm=to; . sm=. 5m+1;
0013 Sm=from; . sm=. 5m+1;
0014 sm=irq_id;
0015 . Sm=tmp2;
O016 pointer_value=tmp1;
0017 sm_pointer=pointer_value;
0018 /*
O019 put_men;
0020 */
0021 endproc;
0022 /EDF
```

THE INCLUDED FILE: OS_E.PL9

| $\begin{aligned} & 0001 \\ & 0002 \end{aligned}$ | ```procedure init: byte i; putchar(12);``` |
| :---: | :---: |
| 0003 | irq_vector=.irq; |
| 0004 | . array=taS10; |
| 0005 | ccopy=\$8000; |
| 0006 | overseer_title; |
| 0007 | $\mathrm{i}=1$; |
| 0008 | repeat |
| 0009 | status_box_init (i); |
| 0010 | $\mathrm{i}=\mathrm{i}+1$; |
| 0011 | until $\mathrm{i}=17$; |
| 0012 | disable_interrupts; |
| 0013 | silent_running=FALSE; |
| 0014 | gef $=$ =0000; |
| 0015 endproc; |  |
| 0016 |  |
| 0017 |  |
| 0018 | procedure synch; |
| 0019 | gen ${ }^{\text {13; }}$ |
| 0020 | endproc; |
| 0021 | /EOF |

THE INCLUDED FILE: LOADER_A.PL9

```
O001 procedure put_char (byte char);
0002 if char=1f then return;
0003 if silent_running=false then
0004 begin
O005 if char=cr then call &cd24 /* FLEX FCFLF */
0007 begin
0008 /
0009
0010
0011 *
0012
0 0 1 3 ~ e n d ;
0014 if char=cr then
0 0 1 5 ~ b e g i n
O016 set_sm_pointer_bot;
0017 . Sm=&ff4O;
0018 end;
0 0 1 9 ~ e l s e
0020 begin
0021 ccopy=ccopy+1;
0022 repeat
0023
0023
0025
nter_value
nter_value); cursor (52,19); put_he*_byte(5m);print(" "); put_hex_address(ccopy)
0026- move_cursor (52,19); put_he:_byte(5m);print(" "); put_hex_address(ccopy)
;
0027 *!
0028 until char =5m;
0029 if .sm and $001F= =001F then
0030 begin
```



```
0031 pointer_value=pointer_valu
O3 .5m=&FF4O;
0034 end;
0035 else . 5m=.5m+1:
0036 end;
0037 endproc;
0038
0039 procedure put_crlf;
0040 put_char (c\overline{r});
0041 put_char(1f);
0042 endproc;
0043
O044 procedure put hex (byte digit);
0045 digit=(digit and &f)+0;
0045 digit=(digit and $f)+0;
004S if digit>'9 then
0047 put_c
0049
0050 procedure put_byte(byte item)
OOS1 put_he%(shift(item, -4));
0052 put_hex(item);
0052 cht_her(item);
0054 endproc;
0055
0056 procedure put_address(integer item);
O0S7 put byte(swap (item));
0 0 5 8 ~ p u t ~ b y t e ( i t e m ) ;
0058 endproc;
OO60 /EOF
/*
move cursor (54,17);
    putchar (char):
*/
< end;
*
move_cursor(40,19);put_he:__address(.5m);print(%)
    *
        put_char(digit);
```


## THE INCLUDED FILE: LOADER B.PL9

0 0 0 2 ~ b y t e ~ c o u n t : ~
0004 position=0;
0006
0007
0010
0011
0012
0013
0013
0014
0015
0015
0017
0 0 1 8
0 0 1 9
0020

```
```

```
O001 procedure put_record: byte bb:
```

```
O001 procedure put_record: byte bb:
0003 integer position,marker;
0003 integer position,marker;
0005 disable_interrupts;
0005 disable_interrupts;
            packet_to_mem(true,master,pe_no,load_program,nul1, nul1);
            packet_to_mem(true,master,pe_no,load_program,nul1, nul1);
set_sm_pointer_bot;
set_sm_pointer_bot;
0009 . SM=FFF4O;
0009 . SM=FFF4O;
```

    repeat
    ```
    repeat
            if length-position >=16 then count =16
            if length-position >=16 then count =16
                                    else c sunt=l ength-position
                                    else c sunt=l ength-position
            marker=position+count;
            marker=position+count;
            put_char('S);
            put_char('S);
            put_char('1);
            put_char('1);
            checksum=0;
            checksum=0;
            put_byte(count+s);
            put_byte(count+s);
            put_address(address);
            put_address(address);
            repeat
            repeat
            put_byte(buffer(position));
            put_byte(buffer(position));
            position=position+1:
```

            position=position+1:
    ```
```

0 0 2 1
0 0 2 2
0023
0 0 2 4
0 0 2 5
0 0 2 6
0 0 2 7
0 0 2 8
0029
0
0 0 3 1
0 0 3 2
0033
0034
0035
0035
003S
0037
0038 interrupt(direction_of_pe_no(pe_no)):
0039 synch;
0040 enable_interrupts;
041 disable_interrupts
0042
0 0 4 6 ~ d i s a b l e \_ i n t e r r u p t s :
047 char=reäd(.fcb):
0048 if error then begin disable_interrupts; return; end:
0049 if char=\$16 then
0 0 5 0 ~ b e g i n
00S1 read(.fcb): if error then begin disable_interrupts; return: end
0052 read(.fcb); if error then begin disable_interrupts; return; end;
0053
0054
0055
0056 if error then return;
0057 address_low=read (.fcb);
0058 if error then return;
0059 length=integer (read(.fcb));
0 0 6 0 ~ i f ~ e r r o r ~ t h e n ~ r e t u r n : ~
0061 i=0;
0 0 6 2 ~ r e p e a t
0063 buffer(i)=read (.fcb);
0 0 6 4 ~ i f ~ e r r o r ~ t h e n ~ r e t u r n ;
i=i+1;
until i=length:
endproc;
68
procedure hexdump;
the_file=.stringi
get_filename(.fcb);
if error then return;
set_e:tension(. fcb,o);
open_for_read(.fcb);
if error then return;
set_binary(.fcb);
repeat
get_record:
if èrror=end_of_file then
begin
error=false:
return;
end;
if error then return;
put_record:
forever:
endproc
procedure file:byte letter:integer i;
i=0;
stringi(i)= 1; i=i+1;
stringi(i)='; i=i+1;
repeat
letter=getchar:
if letter<>%od then
begin
stringi(i)=letter; i=i+1,
end;
until letter=fod;
stringi(i)='.; i=i+1;
stringi(i)='c; i=i+1
stringi(i)='m; i=i+1:
stringi(i)='d; i=i+1;
stringi(i)=\$04;
i=1; the_file=.stringi
endproc;
0108
0109 /EOF

```

\section*{THE INCLUDED FILE: MUL LDR2.PL9}


```

0173 procedure compass: byte y,x,ch
O174
0 1 7 5
0176
017%
0178
0179
0180
0181
0181
0182
0183
0184
0185
0186
0187
0 1 8 7
0188
0189
until }x=5
0190 move_cursor(40, 3); print("E");
0 1 9 1 ~ m o v e ~ c c u r s o r ( 4 0 , 1 3 ) ; ~ p r i n t ( " W " ) ,
0192 move_cursor(18,8); print("N"):
0193 move cursor(52,8): print("S"):
0194 endproc:
0195 /EOF

# 

```

\section*{THE OVERSEER}

THE FOLLOWING GIVES A BRIEF DESCRIPTION OF THE FUNCTION OF THE MAIN PROCEDURES OF THE MULTIPROCESSOR OPERATING SYSTEM:
\begin{tabular}{|c|c|c|}
\hline PROCEDURE & INPUTS & ACTION \\
\hline & & \\
\hline direction_of_pe_no & pe_number & outputs a value which \\
\hline & & corresponds to the direction \\
\hline & & in which a message needs to \\
\hline & & be passed (either \(1,2,3\) or 4) \\
\hline & & EXIT no alt \\
\hline interrupt & direction & sends interrupt in direction \\
\hline & & of 'direction' variable \\
\hline & & ( \(1,2,3\) or 4 ) \\
\hline & & EXIT no alt \\
\hline resirq & direction & sends a reset interrupt \\
\hline & & signal in the direction of \\
\hline & & the 'direction' variable \\
\hline & & EXIT no alt \\
\hline set_sm_pointer_top & pe_no & sm_pointer is set to \\
\hline & & appropriate chunk of sm to \\
\hline & & enable communication with pe \\
\hline
\end{tabular}
pe_no

EXIT sm_pointer alt
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{3}{*}{status_box_init} & \multirow[t]{3}{*}{pe_no} & sets up area on screen in \\
\hline & & which the status of pe pe_no is displayed \\
\hline & & EXIT no alt \\
\hline \multirow[t]{4}{*}{status_box_update} & pe_no,mess & - updates information in status \\
\hline & & box pe_no with the message \\
\hline & & corresponding to mess \\
\hline & & EXIT no alt \\
\hline \multirow[t]{2}{*}{clear_memu} & - & clears menu from screen \\
\hline & & EXIT no alt \\
\hline \multirow[t]{2}{*}{p_menu} & & prints main menu on screen \\
\hline & & EXIT no alt \\
\hline \multirow[t]{2}{*}{packet_init} & - & displays on screen the packet headings of a message \\
\hline & & EXIT no alt \\
\hline \multirow[t]{2}{*}{paket_fill} & irq_id,from & puts the information received \\
\hline & message, dp,ds & into a packet displayed on the screen \\
\hline
\end{tabular}


EXIT no alt
\begin{tabular}{ll} 
add,byte & displays a byte held in \\
address add
\end{tabular}

\section*{EXIT no alt}
packet_to_mem
irq_id,from places packet into memory
to,mess,dp,ds

\section*{EXIT no alt}
main
scans keyboard for inputs, while being enabled for any interrupts```


[^0]:    3 Diagrams taken from Bolognin [15] whose work synthesises that of others.

[^1]:    2 Again a correction factior is needed for PEs which only communicate

[^2]:    1 The pcb was designed on the Racal-Redac REDBOARD system.
    $2^{\text {The }}$ unique identifier is a•byte quantity, stored at \$FFF4.

[^3]:    \$A000 RESET INTERRUPT FROM NORTH
    \$A001 RESET INTERRUPT FROM EAST
    \$A002 RESET INTERRUPT FROM SOUTH
    \$A003 RESET INTERRUPT FROM WEST
    \$A004 INTERRUPT PE TO NORTH
    \$A005 INTERRUPT PE TO EAST
    \$A006 INTERRUPT PE TO SOUTH
    \$A007 INTERRUPT PE TO WEST

[^4]:    a. Access of shared memory not in use by, but owned by, another PE;
    b. Access of shared memory by a PE while it is already being accessed by another PE

[^5]:    1 The MC6809E does not support multiple vectored interrupts which, if available, could simplify this function.

[^6]:    1 Where possible compilation was carried out without any optimization to compensate for the deficiencies of the one pass PL9 compiler.

[^7]:    $1_{*}$ Indicates extra values used to verify the equations, derived from logarithmic plots of this data, and used to extraplolate for run times of other problem sizes. In the case of the 16PE system the run time estimated using the extrapolation equation and the actual time for $p=288$ seen in table H. 1 differed by $0.7 \%$ (which corresponds to 20 minutes over the total run time).

