

Highly Efficient Three-Bit Digital Power Amplifier for OFDM Waveform Amplification

This paper was downloaded from TechRxiv (<https://www.techrxiv.org>).

LICENSE

CC BY 4.0

SUBMISSION DATE / POSTED DATE

02-08-2022 / 09-08-2022

CITATION

Ma, Jiteng; Jindal, Gautam; Nair, Manish; Cappello, Tommaso; Watkins, Gavin; Morris, Kevin; et al. (2022): Highly Efficient Three-Bit Digital Power Amplifier for OFDM Waveform Amplification. TechRxiv. Preprint. <https://doi.org/10.36227/techrxiv.20422134.v1>

DOI

[10.36227/techrxiv.20422134.v1](https://doi.org/10.36227/techrxiv.20422134.v1)

Highly Efficient Three-Bit Digital Power Amplifier for OFDM Waveform Amplification

Jiteng Ma, *Student Member, IEEE*, Gautam Jindal, *Student Member, IEEE*,
 Manish Nair, *Member, IEEE*, Tommaso Cappello, *Member, IEEE*, Gavin Watkins,
 Kevin Morris, *Member, IEEE*, and Mark Beach, *Senior Member, IEEE*

Abstract—In this work, we present a digital power amplifier (DPA) and a signal-optimized control technique suitable for the amplification of orthogonal frequency division multiplexing (OFDM). OFDM is a high peak-to-average power ratio (PAPR) signal that is naturally arising from high spectrum efficiency modulations. A three-bit DPA is implemented with three power-scaled transistors which are turned on and off based on the signal amplitude, while phase modulation is restored using the RF input signal. The unavoidable non-linearities at the DPA output due to the PA switching are minimized by accounting for the OFDM signal probability density function (PDF). This PDF is a priori knowledge to design an optimal quantizer that minimizes distortion by distributing the DPA power levels where the signal amplitude is more similar to the original one. Back-off efficiency within $2^3 = 8$ possible states is then optimized by implementing a load-modulating power combiner. Theory and an example design of the combiner network are provided and demonstrated for this DPA. The reported DPA prototype operates at 1.5 GHz with a three-bit control and achieves a maximum power-added efficiency (PAE) of 64.3% and maintains a drain efficiency greater than 47% over the output power range from 36.6 to 45.2 dBm (8.6 dB range).

Index Terms—Digital power amplifier (DPA), linearity, load modulation, orthogonal frequency division multiplexing (OFDM), optimization, power efficiency.

I. INTRODUCTION

POWER efficiency is one of the most challenging specifications in communication systems, especially in the emerging broadband cellular networks, where energy consumption leads to significant growth of the operators' power cost as well as carbon emissions [1]. The power amplifier (PA) is one of the most power-consuming radio frequency (RF) components within communication systems [2]. Maximizing power efficiency is challenging for PA designers. Orthogonal frequency division multiplexing (OFDM) is a non-constant envelope modulated waveform which improves spectrum efficiency, and it retains its promise in future networks [3]. However, a well-known problem of OFDM waveforms is the high

peak-to-average power ratio (PAPR) signal [4]. Amplifying such high PAPR signals incurs steep penalties in power loss as most PAs function inefficiently at back-off.

To avoid such losses, designing a highly efficient PA is of utmost importance to address the significant energy challenges in communication systems. Well-known efficiency enhancement techniques to solve the back-off efficiency limitations of a single-transistor PA are outphasing, Doherty, and envelope tracking. Such techniques have been widely investigated [2], [5]–[8]. However, the linearity degradation introduced by these efficiency-enhancement architectures is challenging to overcome [2]. Moreover, implementing the outphasing and Doherty requires a narrowband phase shifter or power combiner [9]–[12]. Traditional envelope tracking PAs usually adopts dynamic power supplies [13] that can introduce instantaneous bandwidth limitations.

Another promising technique to enhance power efficiency is the digital power amplifier (DPA). There exists a well-developed body of research in class-D switch-capacitor PAs [14]. However, this approach is usually restricted to transmitting constant envelope waveforms, which is less spectrum efficient than OFDM. To improve the back-off efficiency, paralleling multiple transistors is also intensively explored. The transistors are switched alternatively on and off to generate multiple efficiency peaks. However, they still mainly operate in a sub-optimal linear region, and the output combining network dissipates most of the power [15], [16].

To maximize the power efficiency, switching-mode multi-bit DPAs are also proposed [16]–[20]. A general switching-mode multi-bit DPA consists of a baseband signal generator and distributor, upconverter, parallel DPA modules, power combiner, and baseband filter. The input baseband signal is modulated into parallel digital pulses. The constituent transistors switch between a peak efficient on-state to a fully off-state to generate discrete output power levels.

However, switching-mode DPAs shape the envelope signal into rectangular pulses containing a high-frequency content. Existing digital modulation schemes like pulse-width modulation [14] and delta-sigma modulation [21] keep the amplitude constant and encode the information into the width of the pulse. The main drawback of these modulation schemes is that they require a very high switching frequency compared to continuous amplitude modulation. Furthermore, these schemes are also generally limited by the minimum pulse duration [14], and this reduces the dynamic range. Therefore, modern wireless communication standards like OFDM utilize the non-

This work was supported by the UKRI/EPSC SWAN Prosperity Partnership (EP/T005572/1) and Toshiba Europe Ltd.

Jiteng Ma, Gautam Jindal, Manish Nair, Tommaso Cappello, Kevin Morris, and Mark Beach are with the Department of Electrical and Electronic Engineering, University of Bristol, Bristol, United Kingdom, BS8 1TH (e-mail: jiteng.ma@bristol.ac.uk; gj13100@bristol.ac.uk; manish.nair@bristol.ac.uk; tommaso.cappello@bristol.ac.uk; kevin.morris@bristol.ac.uk; m.a.beach@bristol.ac.uk).

Gavin Watkins is with Toshiba Europe Ltd., Bristol, United Kingdom, BS1 4ND (e-mail: gavin.watkins@toshiba-bril.com).

This paper is an expanded version from the IEEE Radio & Wireless Week, Las Vegas, Nevada USA, 16-19 January, 2022."




Fig. 1. Simplified schematic of the three-bit DPA architecture. The input amplitude-modulated signal is quantized with $2^3 = 8$ states which are used to turn on and off the three power-scaled PAs. The outputs of the PAs are combined to reconstruct the quantized envelope signal.

constant amplitude modulation to achieve linear and broadband amplification. To leverage the advantage of such non-constant envelope modulation techniques, novel multi-bit DPA structures that combine their constituent PAs' output powers are proposed [22].

However, the modulated and amplified digital pulses generated at the output of a multi-bit DPA are a coarse approximation of the scaled-up original signal with a maximum difference equal to the least significant bit (LSB). The difference between them can be measured by the error vector magnitude (EVM) value, which is widely used as a metric for ascertaining transmitted waveform linearity. Another architecture to improve the back-off efficiency is the power-mixer array in which multiple PAs with the same RF power are paralleled. However, this approach is unsuited for high-PAPR signals such as OFDM, whereas the PDF is radically different from a uniform distribution [19], [20], [23].

This work presents a novel DPA architecture and control signal generation techniques, which is suitable for high-PAPR OFDM signals efficiency and low-distortion amplification. This DPA employs three parallel PAs of different power levels (6, 15, and 25 W) combined through a load-modulating power combiner. The high efficiency of this DPA is also enabled by using gallium-nitride (GaN) transistors for a high switching speed with low losses compared to typical Si laterally-diffused metal-oxide semiconductors (LDMOS). To the best of the authors' knowledge, this is the first of its kind demonstration of a three-bit DPA where analog-to-digital converter (ADC) quantization techniques are leveraged for the linearity optimization in a three-bit DPA. The inputs of the constituent PAs in the DPA are biased by applying quantized time-domain OFDM waveform while being driven by a continuous wave (CW) RF carrier. In other words, the digitally modulated information-bearing symbols are applied through an input gate bias modulation instead of an RF amplitude modulation, thus drastically simplifying the transmitter layout. Specifically, the contributions of this paper are summarized as follows:

- We propose a novel three-bit DPA architecture with eight RF output power states, which can amplify the OFDM waveform with high efficiency and low distortion.
- We provide an approach to optimize the linearity by selecting the output power levels through the quantization

of the OFDM envelope by considering the statistical distribution that minimizes the EVM.

- The DPA amplitude modulation is accomplished through a low-power gate bias switching of the constituent PAs in the DPA.
- We design an optimized power combiner network that performs the load modulation of the constituent PAs to improve the back-off efficiency over a broad range of output powers.
- Rigorous analytical modeling, systematic simulation, and fabrication are undertaken to validate the approach and characterize the performance of the DPA.

This paper is organized as follows. Section II introduces the theoretical analysis and optimization of the proposed three-bit DPA. In Section III, we explain the methodology and the circuit implementation of the three-bit DPA architecture. Section IV discusses the measurement results from the fabricated three-bit DPA system. Finally, this paper is concluded in Section V.

II. THREE-BIT DIGITAL POWER AMPLIFIER

A. DPA Architecture

A block diagram of the proposed three-bit DPA is illustrated in Fig. 1. A constant-envelope phase-modulated RF input signal is fed to a three-way power combiner which splits the signal to the three PAs. This power combiner is also designed to introduce the required phase difference between the inputs for maximum output power. The constituent PAs amplify the three signals concurrently, and their outputs are combined using a power combiner. All three PAs are connected to the same drain voltage of 28 V. Amplitude modulation is introduced by switching on and off the gate voltages. The goal here is to maximize the efficiency over a large back-off range. The eight output states mapping the constituent transistors into the eight DPA states are listed in the table of Fig. 1.

Theoretically, this architecture dramatically increases the output power range and system efficiency. Assuming there is no loss in the matching networks, power combiners, and splitters, the system efficiency can be very high. The three constituent PAs are continually driven in deep compression, thus with very high individual efficiency. The amplified wave-

form is quantized in eight output states, and the maximum quantization error is dictated by the LSB.

B. DPA Control Strategy

EVM is widely used as the metric for ascertaining transmitted RF waveform linearity [24]. Quantization noise occurs when a continuously-varying signal is approximated with a finite number of levels [17]. In this work, we propose to consider the signal PDF to generate a quantization law that minimizes the EVM, on average. This is here done by using the signal processing techniques of [25], [26] and optimization algorithms [27].

The input signal is partitioned into a discrete distribution after the quantization process. A period of time-varying signal and the PDF of a continuously distributed analog OFDM signal (input signal) is depicted in Fig. 2. Here $\mathcal{X} \in \{x_1, \dots, x_k, \dots, x_K\}$ is the input signal partition set and $\mathcal{Y} \in \{y_1, \dots, y_k, \dots, y_K\}$ is the quantized output signal levels, also known as the codebook set. It is convention that an input signal between x_{k-1} and x_k has the corresponding output codebook y_k . In this paper, the minimum codebook y_1 is set to zero since the minimum output power of the DPA is zero (when all the constituent PAs are turned off).

The EVM minimization for DPA in this paper leverages the widely explored ADC quantization theory in [26]. First, a distortion function D is defined, which is expressed as

$$D = \sum_{k=1}^K \int_{x_k}^{x_{k+1}} f(x - y_k) \rho(x) dx, \quad (1)$$

where the function $f(x - y_k)$ is an error function between the continuous input signal x and the quantized output signal y_k . K is the number of quantization levels, and $\rho(x)$ is the PDF of the input signal.

Suppose that the input data is independently distributed, the probability density of the real and imaginary parts of an OFDM signal with a large number of sub-carriers N ($N \geq 256$) approaches a Gaussian distribution [28]. Because of the non-linear envelope operation, the amplitude of the OFDM signal follows a Rayleigh PDF [29], namely

$$\rho(x) = 2xe^{-x^2}, \quad (2)$$

where x is the OFDM amplitude before quantization. This equation clarifies that the distribution of the OFDM signal only depends on the OFDM amplitude. Once the maximum amplitude is given, the OFDM distribution for any bandwidths (1.4 MHz, 5 MHz, etc.) or modulation schemes (4-QAM, 16-QAM, etc.) is immutable.

Next, the EVM is defined as the difference between the input and quantized output signals. Thus, the root-mean-square (RMS) value of the EVM is calculated as

$$EVM (\%) = 100 \cdot \sqrt{\frac{\frac{1}{N} \sum_{n=1}^N (s'_n - s_n)^2}{P_{ave}}}, \quad (3)$$

where N is the number of symbols over a burst of length over which the value of EVM is calculated. $s_n \in \mathcal{S} = \{s_1, \dots, s_N\}$ and $s'_n \in \mathcal{S}' = \{s'_1, \dots, s'_N\}$, $1 \leq n \leq N$, are the n -th input




Fig. 2. Left: time varying signal to be quantized. Right: Rayleigh PDF of an OFDM signal. Any signal level between x_{k-1} and x_k , corresponding to the discrete time intervals t_{k-1} to t_k is mapped to y_k .

TABLE I
POWER LEVELS NORMALIZED TO 1 W DPA FOR OPTIMAL LINEARITY

Levels	Input Partition	Output Codebook	Power Levels	Optimal EVM	Uniform EVM
8	0.16	0	0.00 W	5.25%	6.84%
	0.43	0.31	0.02 W		
	0.67	0.55	0.07 W		
	0.91	0.79	0.15 W		
	1.17	1.04	0.26 W		
	1.46	1.29	0.39 W		
	1.85	1.62	0.62 W		
		2.05	1.00 W		

and output symbol sets, respectively. P_{ave} is the input signal average power, which is recognized as a constant value for a given burst of the input signal.

Based on (3) and (4), to minimize the EVM value of the quantized signal, we then define the error function for the n -th symbol as

$$f(s'_n - s_n) = (s'_n - s_n)^2. \quad (4)$$

Replacing the error function and the PDF in (3) with (2) and (5), respectively, the new quantization distortion function D can be expressed as

$$D = \sum_{k=1}^K \int_{x_k}^{x_{k+1}} 2(x - y_k)^2 x e^{-x^2} dx. \quad (5)$$

D can be minimized by employing the following two partial differentials with respect to x_k and y_k given by [26]

$$\begin{aligned} \frac{\partial D}{\partial x_k} &= |x_k - y_{k-1}| - |x_k - y_k| = 0, \forall k \in \{2, \dots, K\} \\ \frac{\partial D}{\partial y_k} &= \int_{x_k}^{x_{k+1}} 2(x - y_k) x e^{-x^2} dx = 0, \forall k \in \{1, \dots, K\}. \end{aligned} \quad (6)$$

The unknown variables x_k and y_k in (6) can be solved numerically in MATLAB to obtain the optimally quantized partition set \mathcal{X}_{opt} and codebook set \mathcal{Y}_{opt} . The derived codebook set \mathcal{Y}_{opt} is regarded as the optimal output amplitude levels, which are then transformed to the discrete output power levels. In this way, optimal power levels are elaborately selected to minimize the EVM. If an uniform quantization was selected, the EVM would be 3 dB lower on average [30]. With the presented algorithm, the resulting codebook and input signal partition for an eight-level DPA is reported in Table I.

C. Load Modulation Analysis

To maximize the overall DPA efficiency, the power combiner must be designed suitably to allow efficient, low loss,

combining for every state of the proposed three-bit DPA. Multi-port coupler structures encounter several challenges and trade-offs which urgently require proper solutions.

Unlike the three-way Doherty, the proposed three-bit DPA has eight different power levels. With a non-isolated combiner, it is impossible to completely isolate the PAs for every possible state, and some RF power might leak to other PA output(s). This issue can be mitigated by using the following design approach.

The RF power combiner is a multi-port passive device that combines the signal power from multiple input ports to a single output port. Various power combining architectures are available, including Wilkinson combiner [31], rat-race combiner [32], coupled line combiner [33] and RF transformers [34]. Most power combiners in DPAs require the combiner to be isolated so that the inactive PAs do not influence the performance of the rest of the active PAs. However, these combiners generally suffer from high insertion loss. A typical 40%-50% of dissipated power inside the these combiners will significantly reduce the efficiency improvement in any DPA architecture [15], [20], [35]. To realize higher back-off efficiency, researchers adopt tunable transmission lines to control the output characteristic impedance $Z_c = Z_{opt}$ while maintaining a constant phase shift [36]. However, this technique adds complexity and additional losses.

In this work, a fixed microstrip combiner is designed to reach high back-off efficiency while minimizing complexity. This section proposes a method to evaluate the combining power by formulating a theoretical model for a general multi-port coupler. As a part of the three-bit DPA, we focus on a four-port coupler, and its schematic is shown in Fig. 3. This four-port coupler has three input ports, which associate with the constituent PAs' outputs of the three-bit DPA, and one output port. E_1 , E_2 and E_3 are the source voltages, whereas V_1 , V_2 , and V_3 are the reference plane voltage at the input ports. a_1 , a_2 , a_3 , and a_4 denote the incident waves, while b_1 , b_2 , b_3 , and b_4 denote the reflected waves. Z_{s1} , Z_{s2} , Z_{s3} , Z_L are the normalized impedances to 50Ω .

By exploiting the impedance variation of the transistor on and off states, the output voltage levels are matched to the values from the quantized power level of Table I. Here, to analyze the output voltage levels, the S-parameter matrix is employed to represent a generic passive combining network, which can be described using the following 4×4 scattering matrix $[S]$ with 16 independent parameters. If the power splitter is a passive device and only contains isotropic material, the splitter is reciprocal, and its scattering matrix must be symmetric [37]. Thus, the scattering matrix can be further simplified to ten parameters in (7)

$$S = \begin{bmatrix} S_{11} & S_{12} & S_{13} & S_{14} \\ S_{12} & S_{22} & S_{23} & S_{24} \\ S_{13} & S_{23} & S_{33} & S_{34} \\ S_{14} & S_{24} & S_{34} & S_{44} \end{bmatrix}, \quad (7)$$

where S_{ij} refers to the voltage ratio of the signal that reflects from port j to the port i . The power combiner and the connected components are illustrated in Fig. 3. The power




Fig. 3. A four-port passive network schematic with three input ports and one output port.

combiner is a linear network so that the voltage at the output V_{out} can be assessed using superposition, i.e.

$$V_{out} = a_4 + b_4, \quad (8)$$

$$a_4 = b_4 \Gamma_4. \quad (9)$$

The output power from port 4 is equal to the difference between the incident and reflected power given by

$$P_{out} = \frac{1}{2}(|b_4|^2 - |a_4|^2) = \frac{1}{2}|b_4|^2(1 - |\Gamma_4|^2). \quad (10)$$

The output amplitude of port 4 is equal to the transmitted amplitudes from three input ports according to

$$b_4 = a_1 T_{14} + a_2 T_{24} + a_3 T_{34} + a_4 \Gamma_{in4}, \quad (11)$$

and after substituting (9) it results in

$$b_4 = \frac{a_1 T_{14} + a_2 T_{24} + a_3 T_{34}}{1 - \Gamma_4 \Gamma_{in4}}. \quad (12)$$

Then, the three input voltages are computed by

$$V_1 = a_1 + b_1 = \frac{Z_{in1}}{Z_{s1} + Z_{in1}} E_1, \quad (13)$$

$$b_1 = a_1 \Gamma_{in1}, \quad (14)$$

$$\Gamma_{in1} = \frac{Z_{in1} - 1}{Z_{s1} + Z_{in1}}. \quad (15)$$

Thus,

$$a_1 = \frac{1 - \Gamma_1}{2(1 - \Gamma_1 \Gamma_{in1})} E_1. \quad (16)$$

Similarly,

$$a_2 = \frac{1 - \Gamma_2}{2(1 - \Gamma_2 \Gamma_{in2})} E_2, \quad (17)$$

$$a_3 = \frac{1 - \Gamma_3}{2(1 - \Gamma_3 \Gamma_{in3})} E_3. \quad (18)$$

Therefore,

$$V_{out} = a_4 + b_4 = \left\{ \frac{1 - \Gamma_1}{2(1 - \Gamma_1 \Gamma_{in1})} E_1 T_{14} + \frac{1 - \Gamma_2}{2(1 - \Gamma_2 \Gamma_{in2})} E_2 T_{24} + \frac{1 - \Gamma_3}{2(1 - \Gamma_3 \Gamma_{in3})} E_3 T_{34} \right\} \left\{ \frac{1 + \Gamma_4}{1 - \Gamma_4 \Gamma_{in4}} \right\}. \quad (19)$$

In (19), we can observe that the output voltage depends on the transmission coefficients, the reflection coefficients, and the three input voltages. The transmission coefficients and the

reflection coefficients are related to the S-parameter response of the power combiner and the impedance connected to the power combiner. Thus, the performance of the proposed three-bit DPA depends highly on the combination at the output.

To derive the equations of output port voltage for the four-port power combiner, Mason signal flow graph theory is applied to compute transmission coefficients T_{14} , T_{24} , and T_{34} [38]. The derivation of these coefficients based on the Mason signal flow graph theory is presented in the Appendix.

Based on the theoretical analysis, we conclude that the performance of the three-bit DPA depends on the S-parameter response of the power combiner. Multiple solutions can be found in the equations listed in Table VI, which means that the power combiner has enough degree of freedom to realize these output power states theoretically. However, another design target is system efficiency, which highly depends on the characteristic of the transistors. The hybrid quasi-Newton search algorithm optimizer in Keysight ADS software was used to design the power combiner. Section III explains the output power levels and the system efficiency optimization targets in detail.

III. IMPLEMENTATION

Generally, PA designers are provided with the signal that needs to be amplified. Based on the modulated OFDM signal distribution, the OFDM signal is modulated to the control bias voltages. The time-domain OFDM signal is quantized to eight different power levels in this work. The overall design process for switching-mode DPA is summarized in the following steps:

- 1) Analyze the target OFDM signal distribution and select the output power levels to minimize the EVM;
- 2) Choose the proper transistors and analyze the upper bound system efficiency;
- 3) Design the constituent PAs and find the input power to maximize the efficiency for each PA;
- 4) Design of the input power splitter;
- 5) Design the output power combiner based on the joint optimization goal with the optimizer.

The output power levels are elaborately selected to optimize the linearity. To attain the best possible system efficiency, specific output impedances are maintained at the output of the constituent PAs through the particular design of the optimal output power combiner. Off-the-shelf transistors are then chosen based on the output power levels. The design and optimization processes have been introduced in detail in the following subsections.

A. Selection of the Target Output Power Levels

The target output power levels are listed in Table II. They are the non-linear transformations following the optimal levels in the output codebook. This three-bit DPA works for 1.5 GHz carrier frequency, and the target peak output power is 35 W. Based on the EVM minimization algorithm in Section IIB, we can derive the results of the optimal output codebook of the OFDM signal for a three-bit DPA, listed in Table II. Given the maximum target output power $P_{out}[7] = 35$ W at state 7, the

TABLE II
TARGET OUTPUT POWER LEVEL SELECTION

State	Output Codebook \mathcal{Y}_{opt}	Target P_{out} (dBm)	P_1 (dBm)	P_2 (dBm)	P_3 (dBm)
0	0	0	OFF	OFF	OFF
1	0.31	29.0	29.0	OFF	OFF
2	0.55	34.0	OFF	34.0	OFF
3	0.79	37.2	31.7	35.7	OFF
4	1.04	39.5	OFF	OFF	39.5
5	1.29	41.4	34.3	OFF	40.5
6	1.62	43.4	OFF	39.1	41.4
7	2.05	45.4	36.6	40.6	42.7

output power targets for the rest of the states is proportional to $P_{out}[7]$ as

$$P_{out}[i] = \frac{\mathcal{Y}_{opt}^2[i]}{\mathcal{Y}_{opt}^2[7]} \times P_{out}[7], \quad (20)$$

where $\mathcal{Y}_{opt}(i)$ is the optimal output codebook for the i -th state. $P_{out}(i)$ is the output power of the i -th state in Watts, which can be transferred to the decibel value as

$$P_{out}(dBm) = 10 \log_{10} P_{out} + 30. \quad (21)$$

In this way, we select the output power levels to maximize the linearity of the three-bit DPA. To generate the target $P_{out}(dBm)$, constituent PAs contributes differently at different states. If only one PA is active, the target $P_{out}(dBm)$ is equal to the output power of the active PA. If multiple PAs are active, the output power from a single PA is proportional to its maximum output power. Their output power contributions $P_1[i]$, $P_2[i]$, and $P_3[i]$ for the i -th state can be derived from (22) and (23).

$$\frac{P_1[i]}{P_1[7]} = \frac{P_2[i]}{P_2[7]} = \frac{P_3[i]}{P_3[7]}, \quad (22)$$

$$P_{out}[i] = P_1[i] + P_2[i] + P_3[i], \quad i \in \{1, 2, \dots, 7\} \quad (23)$$

The target $P_{out}(dBm)$ and the constituent PA power contribution P_1 , P_2 , P_3 at each state are listed in Table II.

B. Upper Bound System Efficiency Analysis

Gallium nitride (GaN) high electron mobility transistors (HEMT) are chosen in this work due to their high breakdown strength, fast switching speed, and high efficiency in compression [39]. To generate eight different power levels with high efficiency, three different Wolfspeed general-purpose GaN transistors are chosen, which are CGH40006P, CGH27015F, and CGH40025F, respectively. As aforementioned, the design target of this three-bit DPA is 35 W maximum output power at 1.5 GHz. Fig. 4 shows the simulated load-pull trajectories of three GaN transistors at 1.5 GHz. The intersecting (cross) points of the output power contours at each output state and the maximum PAE contours are chosen as the optimal output impedances of each transistor at every state. This is highlighted in Fig. 4. Furthermore, the optimal dynamic impedances at different states are maintained through the design of the output




Fig. 4. Optimum load-pull trajectories of efficiency and output power contours. The cross points of different output states and maximum PAE contours are chosen as the optimal impedance.

TABLE III
COMPARISON OF THEORETICAL UPPER BOUND EFFICIENCIES FOR DIFFERENT STATES

State	0	1	2	3	4	5	6	7
$\varepsilon_1 [i]$	N/A	49%	N/A	69%	N/A	73%	N/A	70%
$\varepsilon_2 [i]$	N/A	N/A	60%	67%	N/A	N/A	74%	77%
$\varepsilon_3 [i]$	N/A	N/A	N/A	N/A	81%	83%	81%	78%
$\text{Pr}[i]$	0.04	0.15	0.19	0.19	0.18	0.14	0.08	0.03
$\varepsilon [i]$	100%	49%	60%	68%	81%	80%	78%	77%

combiner, analyzed in detail previously in Section II-C (Load Modulation Analysis).

The selection of the optimal output impedances of each transistor at every state allows us to estimate a theoretical upper bound of the achievable DPA system efficiencies at each state. The average efficiency $\varepsilon [i] (i \in \{0, \dots, 7\})$ is of all three PAs in the i -th state. The results of $\varepsilon [i]$ shown in Table III are derived from

$$\varepsilon [i] = \frac{P_1 \varepsilon_1 [i] + P_2 \varepsilon_2 [i] + P_3 \varepsilon_3 [i]}{P_1 + P_2 + P_3}. \quad (24)$$

In Table III, $\text{Pr}[i] (i \in \{0, \dots, 7\})$ is the cumulative distribution of the OFDM signal in the i -th state, which can be given by

$$\text{Pr}[i] = \int_{x_{i-1}}^{x_i} \rho(x) dx. \quad (25)$$

Ignoring the loss from the power splitter and power combiner, the optimal system efficiency to amplify the OFDM signal ε with the selected three transistors is 77.1%, which is derived from

$$\varepsilon = \sum_{i=0}^7 \varepsilon [i] \times \text{Pr}[i]. \quad (26)$$

C. Design of the Constituent PAs

After choosing the transistors, three different PAs are designed separately at 1.5 GHz. To maximize the system efficiency, transistors are biased around the class-C operating point. Three PAs are designed with the same template, shown in Fig. 5. Each PA is composed of its respective input/output matching networks, stability, and bias networks.

The performance of the three constituent PAs from EM simulations are compared in Fig. 6. The maximum output power results for each PA are $P_{1max} = 38.5 \text{ dBm}$, $P_{2max} = 41.1 \text{ dBm}$,




Fig. 5. Schematic of the designed PAs with input/output match network (IMN/OMN), bias, and stability networks.




Fig. 6. Performance comparison of the constituent PAs from the EM simulations showing input power vs. output power (left) and input power vs. PAE (right).

and $P_{3max} = 43.9 \text{ dBm}$, which are higher than the target output power contributions $P_1 [i]$, $P_2 [i]$, and $P_3 [i]$ in Table II, respectively.

In this work, the input RF signal is constant, and the constituent PAs are always working at their peak efficiency or completely switching off. The maximum PAE values for the three PAs are 63.8%, 65.9%, and 70.9%, respectively. Those PAE values reach the peak when the input powers are 27, 30, and 30 dBm. Therefore, a proper input power splitter with a splitting ratio of 1:2:2 is required, and the input of the power splitter input power is always 34 dBm.




Fig. 7. Schematic of the designed Wilkinson power splitter.




Fig. 8. Simulated performance of the designed Wilkinson power splitter.

D. Design of the Input Power Splitter

The input RF signal is divided into three branches. To design an all-port matching and well isolation power divider, Wilkinson proposed a lossy coupler by adding a resistor between two output ports. The resistor is used to dissipate the reflected power so that the output ports can also be matched. In a more general circumstance, the Wilkinson power divider can be expanded to a multi-port divider, where all ports can be matched simultaneously, with isolation between any two ports [31]. However, one disadvantage of the N -way Wilkinson is its crossovers for multiple resistors. This structure is difficult to fabricate in planar form. A practical three-way Wilkinson planar divider is often used by ignoring one isolated resistor between two output ports. It is imperfectly matched, but the layout and fabrication are much more accessible. The splitter in this three-bit DPA system is designed with only two resistors. The schematic structure is illustrated in Fig. 7. Since the input power of the 6 W PA, the 15 W PA and the 25 W PA are 27 dBm, 30 dBm, and 30 dBm respectively, this three-way splitter is designed for a power splitter ratio of 1 : 2 : 2. Transmission lines are connected to the output of the power splitter to align the phases of the signals into the constituent PAs to achieve the optimal power combining. The simulated efficiency of the power splitter is 95.8%.

Fig. 8 reports the S-parameter simulation results of the designed power splitter. The magnitudes of the transmission coefficients S_{21} , S_{31} , S_{41} show that the splitting ratio characteristic is as desired at 1.5 GHz. The remaining coefficients prove that the power splitter has low reflection and high isolation properties.




Fig. 9. Schematic of the power combiner after design optimization.

E. Design of the Optimal Output Power Combiner

A systematic design optimization approach must be adopted to maintain the overall DPA system efficiency for the output power combiner. Moreover, such an optimization approach also helps in the linearity performance of the three-bit DPA since the output power combiner preserves the optimal impedances selected through load modulation analysis.

A mean squared error (MSE) metric is adopted to minimize the difference between the simulated output power levels and the target output power levels P_{out} which are listed in Table II. Since P_{out} were elaborately selected to maximize the linearity of the three-bit DPA, minimizing the MSE as the strategy for the design optimization of the output power combiner also assists in enhancing the linearity of the DPA. It can be expressed as

$$MSE = \sum_{i=0}^7 (P_s[i] - P_{out}[i])^2 \cdot \Pr[i], \quad i = \{1, 2, \dots, 7\} \quad (27)$$

where $P_s[i]$ is the simulated output voltage and $P_{out}[i]$ is the target output power for the i -th state. $\Pr[i]$ is the cumulative distribution of the OFDM signal in the i -th state, shown in (25). The system drain efficiency ϵ can now be formulated as the ratio of output power $P_{out}[i]$ and the input DC power $P_{DC}[i]$ for the i -th state as

$$\epsilon = \sum_{i=0}^7 \frac{P_{out}[i]}{P_{DC}[i]} \cdot \Pr[i], \quad i \in \{1, 2, \dots, 7\} \quad (28)$$

Next, we further formulate an optimization goal to realize the structure of the output power combiner by minimizing the MSE and maximizing the drain efficiency ϵ jointly. Denoting the structure of the output power combiner by the set of optimized geometric dimensions $\hat{\mathcal{T}}$, the joint optimization goal is expressed as

$$\hat{\mathcal{T}} = \arg \min_{\mathcal{T}} \{\alpha_1 \cdot MSE(\mathcal{T}) - \alpha_2 \cdot \epsilon(\mathcal{T})\}, \quad (29)$$

where α_1 , α_2 are the weights assigned for minimizing the MSE (and hence enhancing the DPA linearity) and maximizing system efficiency, respectively. \mathcal{T} is the initial set of assigned dimensions. The Hybrid Quasi-Newton search algorithm optimizer in Keysight ADS is used to optimize the joint optimization goal.

In order to assess the feasibility of our design optimization approach, we benchmark it with an ideal equation-based S-parameter model. With such a model connected to the outputs




Fig. 10. The simulated output impedance and the transmission coefficient S_{21} variation by sweeping the gate bias voltage of a single 15 W PA.




Fig. 11. Simulated impedance transformation trajectories at the output of the power combiner on the Smith chart at different states.

of three constituent PAs, the system efficiency ϵ achieved is 70.7%, while maintaining a low $MSE = 0.85$. These results are close to the theoretical upper bound of the efficiencies derived from (26). It confirms that, at least in theory, a power combiner can enable high efficiencies in each of the transistors while maintaining the high linearity in the DPA (attained through the optimal selection of the output power levels at each state) with an OFDM waveform.

Fig. 10 shows the output impedance and the transmission coefficient S_{21} variation by sweeping the gate bias voltage of a single 15 W PA. The single PA output impedance variation influences the load impedance of other PAs and the impedance at the output power combiner. The Smith chart in Fig. 11 shows the simulated impedance transformation trajectories at different output power level states of the designed three-bit DPA looking into the output port (port 4) at the power combiner. The output power combiner's impedance at different states is not constant, which causes a mismatching problem when connected to a terminate with constant impedance. However, the load modulation realizes the target output power levels and maximizes the system efficiency. This phenomenon also demonstrates that the integrity of the intended load modulation process is preserved through the designed coupler.

F. Simulations with Modulated OFDM Waveforms

To fully validate the pre-integration performance of our three-bit DPA system, an augmented simulation procedure is

TABLE IV
1.4 MHz OFDM SIMULATION RESULT COMPARISON

Modulation	Peak power	Aver. power	PAPR	EVM RMS	Aver. DE	Aver. PAE
4-QAM	35.6 W	9.4 W	5.8 dB	10.3%	51.3%	42.0%
16-QAM	35.7 W	9.5 W	5.7 dB	10.6%	50.9%	41.8%
64-QAM	35.5 W	9.3 W	5.8 dB	10.8%	51.5%	43.0%

adopted by combining simulations in MATLAB and Keysight ADS. The input data is first modulated with QAM/OFDM and then quantized in MATLAB. The quantized data from MATLAB is imported into Keysight ADS, where the designed three-bit DPA system is simulated. The output voltage data from ADS is further processed in MATLAB and normalized to the same average power level as the input waveform. Finally, the waveform can be demodulated to obtain the original data. The PA output power, average efficiency, EVM, and the bit error rate can be computed.

Initially, an input 1.4 MHz OFDM waveform is applied. For 4-QAM, 16-QAM, and 64-QAM, DPA reaches high efficiency to amplify the OFDM waveform without losing much linearity. Specifically, for a 16-QAM modulated OFDM signal, the three-bit DPA system average drain efficiency is 50.9%, and the EVM is 10.6%.

Then, 3 MHz and 5 MHz OFDM waveforms are also simulated. The result shows that the three-bit DPA drain efficiency is more than 55%, upholding the high system efficiency attained with the 1.4 MHz OFDM waveform. However, as shown in the constellation diagrams in Fig. 12, the EVM attained with the 3 MHz OFDM waveform is 11.2%, and with that of the 5 MHz OFDM waveform is 13.0%.

The result shows that the DPA can be used to amplify any bandwidth (1.4MHz, 5MHz, etc.) or modulation schemes (4-QAM, 16-QAM, etc.) OFDM signal with optimal quantization linearity. Higher resolution can be achieved with more quantization levels. However, with the increase of the switching speed, DPA linearity starts to degrade due to the transconductance and the non-linear effects induced by the input capacitance [16]. Moreover, the fast-switching bias control signal is filtered by the parasitics in the PA gate bias. The shaped control signal causes EVM deterioration. Further work could be explored to increase linearity by enhancing the switching speed or by adding digital pre-distortion compensation to shape the control signal. The simulation with modulated OFDM waveforms proves the validity of three-bit DPA to improve the system efficiency.

IV. EXPERIMENTAL RESULTS

To demonstrate the feasibility of the proposed approach, a three-bit DPA prototype is fabricated on an ISOLA substrate of 0.762 mm thickness with a dielectric constant of 2.8. A photograph of the prototype three-bit DPA is shown in Fig. 13. The power splitter is at the top left in the photograph, which connects to the input of three PAs. The three constituent PAs are located at the top, right, and left of the photo, and their outputs are attached to the power combiner.




Fig. 12. OFDM frame configuration and constellation diagrams of the demodulated 16-QAM modulation OFDM waveforms with different bandwidths.




Fig. 13. Photograph of the fabricated three-bit DPA.

To assess the performance of the three-bit DPA, the test-bed (i) generates the input RF signal at 1.5 GHz, (ii) measures the output signals, and (iii) controls the on-off states with the power supplies. The input RF signal is generated by a Keysight E8267D PSG vector signal generator and amplified by a Milmega AS0820-100R driving amplifier. The output power and the spectral characteristics are measured with a Rohde & Schwarz NRP-Z23 power meter. Two AIM-TTI MX100TP power supplies generate the gate bias that can be statically modulated based on the bit configuration. The same supplies also provide the drain voltage supply to the DPA. The schematic of the three-bit DPA test bed set-up is shown in Fig. 16.

A. CW Measurements

With a constant input of 34 dBm or 2.5 W, the power is split into the three constituent PAs based on the splitting ratio of the divider. When the three constituent PAs are turned on and off using -2.7 V and -10 V, respectively, the three-bit DPA provides an output power range from 33 dBm to 45.2 dBm, in the eight distinct amplification states. These results are shown in Fig. 14 and are also in good agreement with the theory




Fig. 14. Measurement of the DPA output power with the CW RF carrier.




Fig. 15. Measured DPA system drain efficiencies.

and simulations. The most significant difference is in the second state, where the measured output is 4.6 W instead of the theoretical value of 2.5 W. The measured gain is also shown in Fig. 14. This gain is reduced when the output power drops when the input RF signal has a constant power of 34 dBm.

Fig. 15 shows the drain efficiency as a function of the different power states. The three-bit DPA achieves a maximum drain efficiency of 70 % at 33.9 W output power, which equals to 64.3 % power-added efficiency (PAE). At 7.5 dB back-off, the drain efficiency is still 47.3% thanks to this innovative architecture. In Fig. 15, the measured drain efficiency out-




Fig. 16. Schematic to test the DPA performance under the simultaneous application of the quantized OFDM waveform to bias the PAs and CW RF carrier driving them. At the DPA output, the measured waveform in the time domain having a non-constant envelope power is in close agreement with the simulated waveform. The measured EVM from the output waveform indicates the successful transmission of the modulated (information-bearing) symbols from the gate bias to the DPA output.

performs the simulation results at lower power levels. This is because the OFF-state PAs are fully switched-off in the simulation. In contrast, the OFF-state PAs generate a low output power in the measurements, which is a significant part of the total output power in state 1. The same consideration applies to the PAE. It can be overcome possibly by using an RF switch on the input side or an amplitude modulator.

B. Measurements With Digital Control and CW Input Carrier

In this section, the DPA is evaluated with an input CW carrier and amplitude modulation introduced by turning on and off the various constituent PAs. The testbed used for this is shown in Fig. 16. Because of the slow response of the power supplies, the switching between the states cannot be performed at MHz frequencies as in a typical OFDM waveform. Here, an OFDM signal is quantized according to the aforementioned strategy and used to control the power supplies of the bench. A MATLAB script controls the supplies and these are turning on and off the constituent PAs to achieve the required OFDM output power. The whole process consists of the following steps:

- 1) The input data (information) is modulated for example, with a 16-QAM and OFDM symbols divided into 1024 sub-carriers in MATLAB;

- 2) The generated OFDM waveform amplitude is quantized with the optimal quantization strategy to generate three separate control signals based on the ON-OFF relationship among three PAs listed in Table II;
- 3) These control signals are fed to a voltage supply to switch the constituent PAs ON (-2.7 V) and OFF (-10 V) with a switching speed of about 100 ms,
- 4) The CW RF carrier at 1.5 GHz is generated by the signal generator and divided by the power splitter;
- 5) Drain voltage power supply provides constant voltage for each PA, in this case $V_{DS} = 28$ V;
- 6) The resultant output waveforms envelope at the output of the DPA are measured.

The measured amplitude is normalized around the average power of the original signal. The result in Fig. 16 shows a good match between the simulated and measured results. The constellation plot also shows a good agreement, despite a small spread around the optimal signal with an EVM of -21.4 dB. The measured signal EVM is -18.2 dB, which is 2.8 dB less than the result from the optimal quantized signal due to the imperfect matching to the optimal output power levels in Fig. 14.

TABLE V
MEASURED PERFORMANCE SUMMARY AND COMPARISON WITH THE CURRENT STATE-OF-THE-ART SWITCHING MODE PAs

Ref. (Year)	Architecture	Peak output power (dBm)	Peak drain efficiency (%)	Operating frequency (GHz)	Drain efficiency (%) improvement@PBO	Technology
TMTT 2018 [40]	Continuous-mode Doherty	45.2	75.3	1.6-2.7	63.5@6 dB	GaN
RFIC 2018 [41]	Multi-level Outphasing	29.7	34.7*	1.7	27@ 3dB*, 21@ 6 dB*	CMOS
TMTT 2019 [42]	Three-stage Doherty	46	66	1.6-2.6	63@6 dB, 53@9 dB	GaN
TMTT 2020 [43]	Doherty load modulation	43	72	1.5-2.7	61@6 dB, 58@10 dB	GaN
TMTT 2021 [44]	Sequential load modulation	45.8	69	1.80-2.75	69@8 dB	GaN
TMTT 2018 [45]	Dual-power-mode reconfigurable balun	27.3	40.7 ^Ψ	2.0	34.2@5.4 dB	CMOS
JSSC 2002 [20]	Switched-transmission -line-based polar	24.8	49 ^Ψ	1.4	43@2.6 dB ^Ψ	CMOS
TMTT 2007 [46]	Switched-transmission -line-based polar	32	40 ^Ψ	1.9	17@16 dB* ^Ψ	CMOS
RFIC 2014 [47]	Switched-transformer -based polar	27.3	32.5	3.10-3.98	23.5@5.4 dB* ^Ψ	CMOS
IJMWTT 2019 [19]	Switched-transmission -line-based polar	28.9	49	0.5	51@6.4 dB	GaAs
JSSC 2020 [15]	Switched-transmission -line-based polar	21.4	31.3 ^Ψ	1.5	27.7@6 dB, 16.6@12 dB	CMOS
This work	Switched-transmission -line-based polar	45.2	70	1.5	64.7@3.7 dB, 47.3@7.5 dB	GaN

* Graphically estimated, ^Ψ Peak added efficiency (PAE).

C. Performance Comparison

Table V summarizes the performance of the current state-of-the-art switching PAs in literature. Compared with these reported high-performance switching-mode PAs fabricated mostly in CMOS or GaAs, our work achieves high peak output power with the GaN transistors while the high back-off efficiency is enhanced between 36.6 dBm to 45.2 dBm. Moreover, the different output power states in our DPA prototype are designed for the linearity improvement of the OFDM signal amplification.

V. CONCLUSION

This paper presents a high-performance three-bit DPA for OFDM amplification. The DPA design process was explained in detail. The output power states are selected based on the non-uniform quantization of the OFDM waveform by minimizing the EVM. The selection principles of the distinct output power states of the DPA were based on the load-pull trajectories. The DPA components were analyzed and designed, including three separate PAs and a power combiner. From the simulation results, the system drain efficiency in amplifying the 1.4 MHz 16-QAM OFDM waveform was 50.9 %, while the EVM was 10.6 %. In the measurements, the system achieved a peak output power of 45.2 dBm with a maximum PAE of 64.3 %. At 7.5 dB back-off, the drain efficiency is 47.3 %. The systematic simulation and measurement verify that our proposed three-bit DPA architecture achieves high system efficiency without degrading the linearity during the amplification of the OFDM waveform. Information transmission of digitally modulated OFDM symbols from the DPA bias to the output was demonstrated to prove its switched-mode operation. Lastly, performance comparison with the cur-

rent state-of-the-art switching PAs indicates that our proposed three-bit DPA achieves high state-of-the-art output powers with high efficiency.

APPENDIX

This Appendix presents the derivation of the output voltage waveform for an arbitrary four-port power combiner. Mason signal flow graph theory is implemented to compute transmission coefficients T_{14} , T_{24} , and T_{34} [38]. Mason formula, which provides a general expression for graph gain, is written as

$$G = \frac{\sum_k G_k \Delta_k}{\Delta}, \quad (30)$$

where

$$\Delta = 1 - \sum_m P_{m1} + \sum_m P_{m2} - \sum_m P_{m3} + \dots \quad (31)$$

G_k the gain of the k th forward path, Δ_k is the value of Δ for that part of the graph not touching the k th forward path, P_{mr} the gain product of the m th possible combination of r non-touching loops.

The signal flow graph of a generic four-port splitter is shown in Fig. 17. The transmission coefficients based on the Mason

theory are given by

$$\begin{aligned}
 T_{14} &= (S_{41}(1 - \Gamma_2 S_{22} - \Gamma_3 S_{33} - \Gamma_2 S_{32} \Gamma_3 S_{23} + \Gamma_2 S_{22} \Gamma_3 S_{33}) \\
 &\quad + S_{21} \Gamma_2 S_{42}(1 - \Gamma_3 S_{33}) + S_{31} \Gamma_3 S_{43}(1 - \Gamma_2 S_{22}) \\
 &\quad + S_{21} \Gamma_2 S_{32} \Gamma_3 S_{43} + S_{31} \Gamma_3 S_{23} \Gamma_2 S_{42}) / \Delta, \\
 T_{24} &= (S_{42}(1 - \Gamma_1 S_{11} - \Gamma_3 S_{33} - \Gamma_1 S_{31} \Gamma_3 S_{13} + \Gamma_1 S_{11} \Gamma_3 S_{33}) \\
 &\quad + S_{12} \Gamma_1 S_{41}(1 - \Gamma_3 S_{33}) + S_{32} \Gamma_3 S_{43}(1 - \Gamma_1 S_{11}) \\
 &\quad + S_{12} \Gamma_1 S_{31} \Gamma_3 S_{43} + S_{32} \Gamma_3 S_{13} \Gamma_1 S_{41}) / \Delta, \\
 T_{34} &= (S_{43}(1 - \Gamma_1 S_{11} - \Gamma_2 S_{22} - \Gamma_1 S_{21} \Gamma_2 S_{12} + \Gamma_1 S_{11} \Gamma_2 S_{22}) \\
 &\quad + S_{23} \Gamma_2 S_{42}(1 - \Gamma_1 S_{11}) + S_{13} \Gamma_1 S_{41}(1 - \Gamma_2 S_{22}) \\
 &\quad + S_{23} \Gamma_2 S_{12} \Gamma_1 S_{41} + S_{13} \Gamma_1 S_{21} \Gamma_2 S_{42}) / \Delta,
 \end{aligned}$$

where

$$\begin{aligned}
 \Delta &= 1 - [S_{11} \Gamma_1 (1 - S_{22} S_{33} \Gamma_2 \Gamma_3) + S_{22} \Gamma_2 (1 - S_{22} S_{33} \Gamma_2 \Gamma_3) \\
 &\quad + S_{33} \Gamma_3 (1 - S_{11} S_{44} \Gamma_1 \Gamma_4) + S_{44} \Gamma_4 (1 - S_{22} S_{33} \Gamma_2 \Gamma_3)] \\
 &\quad - [\Gamma_1 \Gamma_2 (S_{12}^2 - S_{11} S_{22}) + \Gamma_1 \Gamma_3 (S_{13}^2 - S_{11} S_{33}) + \Gamma_1 \Gamma_4 (S_{14}^2 - S_{11} S_{44}) \\
 &\quad + \Gamma_2 \Gamma_3 (S_{23}^2 - S_{22} S_{33}) + \Gamma_2 \Gamma_4 (S_{24}^2 - S_{22} S_{44}) + \Gamma_3 \Gamma_4 (S_{34}^2 - S_{33} S_{44})] \\
 &\quad - 2[\Gamma_2 \Gamma_3 \Gamma_4 S_{23} S_{24} S_{34} (1 - S_{11} \Gamma_1) + \Gamma_1 \Gamma_3 \Gamma_4 S_{13} S_{14} S_{34} (1 - S_{22} \Gamma_2) \\
 &\quad + \Gamma_1 \Gamma_2 \Gamma_4 S_{12} S_{14} S_{24} (1 - S_{33} \Gamma_3) + \Gamma_1 \Gamma_2 \Gamma_3 S_{12} S_{13} S_{23} (1 - S_{44} \Gamma_4)] \\
 &\quad + S_{11} S_{22} S_{33} S_{44} \Gamma_1 \Gamma_2 \Gamma_3 \Gamma_4.
 \end{aligned}$$

In this work, the input PAs only have two states, ON and OFF. Specifically, assuming that the impedance Z_0 is normalized when PA is ON, whereas impedance is infinity when PA is OFF. The load impedance is constantly equal to Z_0 , which means the Γ_4 is zero. The output voltage levels can be simplified. The output voltage of eight different states are summarized in Table VI.

ACKNOWLEDGEMENT

This research is part of the UKRI/EPSCRC SWAN Prosperity Partnership EP/T005572/1. The first author is genuinely grateful to Toshiba Europe Ltd – Bristol Research & Innovation Laboratory for his PhD studentship.




Fig. 17. Signal flow diagram of a four-port power splitter.

TABLE VI
OUTPUT VOLTAGE VALUES FOR THREE-BIT DPA.

State	Output voltage V_{out} (V)
0	0
1	$\frac{1}{2} E_1 (S_{41} + \frac{S_{21} S_{42} (1 - S_{33}) + S_{31} S_{43} (1 - S_{22}) + S_{21} S_{32} S_{43} + S_{31} S_{23} S_{42}}{1 - S_{22} - S_{33} - S_{32} S_{23} + S_{22} S_{33}})$
2	$\frac{1}{2} E_2 (S_{42} + \frac{S_{12} S_{41} (1 - S_{33}) + S_{32} S_{43} (1 - S_{11}) + S_{12} S_{31} S_{43} + S_{32} S_{13} S_{41}}{1 - S_{11} - S_{33} - S_{31} S_{13} + S_{11} S_{33}})$
3	$\frac{E_1 (S_{41} - S_{33} S_{41} + S_{31} S_{43}) + E_2 (S_{42} - S_{33} S_{42} + S_{32} S_{43})}{2(1 - S_{33})}$
4	$\frac{1}{2} E_3 (S_{43} + \frac{S_{23} S_{42} (1 - S_{11}) + S_{13} S_{41} (1 - S_{22}) + S_{23} S_{12} S_{41} + S_{13} S_{21} S_{42}}{1 - S_{11} - S_{22} - S_{21} S_{12} + S_{11} S_{22}})$
5	$\frac{E_1 (S_{41} - S_{33} S_{41} + S_{31} S_{43}) + E_3 (S_{43} - S_{22} S_{43} + S_{23} S_{42})}{2(1 - S_{22})}$
6	$\frac{E_2 (S_{42} - S_{33} S_{42} + S_{32} S_{43}) + E_3 (S_{43} - S_{22} S_{43} + S_{23} S_{42})}{2(1 - S_{11})}$
7	$\frac{1}{2} (E_1 S_{41} + E_2 S_{42} + E_3 S_{43})$

REFERENCES

- [1] D. Chen, "Green 5G white paper," Oct. 2021. [Online]. Available: <https://www.huawei.com/uk/technology-insights/industry-insights/outlook/green-5g-white-paper>
- [2] S. C. Cripps, *RF power amplifiers for wireless communications*. Artech house Norwood, MA, May 2006, vol. 2.
- [3] S. Dang, O. Amin, B. Shihada, and M.-S. Alouini, "What should 6G be?" *Nature Electronics*, vol. 3, no. 1, pp. 20–29, Jan. 2020.
- [4] T. Cappello, A. Duh, T. W. Barton, and Z. Popovic, "A dual-band dual-output power amplifier for carrier aggregation," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 7, pp. 3134–3146, Feb. 2019.
- [5] P. E. de Falco, P. Pednekar, K. Mimis, S. B. Smida, G. Watkins, K. Morris, and T. W. Barton, "Load modulation of harmonically tuned amplifiers and application to Outphasing systems," *IEEE Trans. Microw. Theory Techn.*, vol. 65, no. 10, pp. 3596–3612, Aug. 2017.
- [6] N. Wongkommet, L. Tee, and P. R. Gray, "A +31.5 dBm CMOS RF Doherty power amplifier for wireless communications," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2852–2859, Nov. 2006.
- [7] M. Elmala, J. Paramesh, and K. Soumyanath, "A 90-nm CMOS Doherty power amplifier with minimum AM-PM distortion," *IEEE J. Solid-State Circuits*, vol. 41, no. 6, pp. 1323–1332, May 2006.
- [8] T. Cappello, P. Pednekar, C. Florian, S. Cripps, Z. Popovic, and T. W. Barton, "Supply- and load-modulated balanced amplifier for efficient broadband 5G base stations," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 7, pp. 3122–3133, May 2019.
- [9] A. Pham and C. G. Sodini, "A 5.8 GHz, 47% efficiency, linear outphase power amplifier with fully integrated power combiner," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2006, pp. 4–pp.
- [10] X.-H. Fang and K.-K. M. Cheng, "Improving power utilization factor of broadband Doherty amplifier by using bandpass auxiliary transformer," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 9, pp. 2811–2820, Jul. 2015.
- [11] P. Reynaert and M. S. Steyaert, "A 1.75-GHz polar modulated CMOS RF power amplifier for GSM-EDGE," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2598–2608, Dec. 2005.
- [12] V. Pinon, F. Hasbani, A. Giry, D. Pache, and C. Garnier, "A single-chip WCDMA envelope reconstruction LDMOS PA with 130MHz switched-mode power supply," in *IEEE Int. Solid-State Circuits Conf. - Dig. Tech. Pap.*, Feb. 2008, pp. 564–636.
- [13] W.-Y. Chu, B. Bakkaloglu, and S. Kiaei, "A 10 MHz bandwidth, 2 mV ripple PA regulator for CDMA transmitters," *IEEE J. Solid-State Circuits*, vol. 43, no. 12, pp. 2809–2819, Dec. 2008.
- [14] J. S. Walling and D. J. Allstot, "Pulse-width modulated CMOS power amplifiers," *IEEE Microw. Mag.*, vol. 12, no. 1, pp. 52–60, Jan. 2011.
- [15] Y. Yin, T. Li, L. Xiong, Y. Li, H. Min, N. Yan, and H. Xu, "A broadband switched-transformer digital power amplifier for deep back-off efficiency enhancement," *IEEE J. Solid-State Circuits*, vol. 55, no. 11, pp. 2997–3008, Jul. 2020.
- [16] S. Kousai and A. Hajimiri, "An octave-range, watt-level, fully-integrated CMOS switching power mixer array for linearization and back-off-efficiency improvement," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3376–3392, Dec. 2009.

- [17] H. Wang, S. Kousai, K. Onizuka, and S. Hu, "The wireless workhorse: Mixed-signal power amplifiers leverage digital and analog techniques to enhance large-signal RF operations," *IEEE Microw. Mag.*, vol. 16, no. 9, pp. 36–63, Sep. 2015.
- [18] T. Soma, S. Hori, A. Wentzel, W. Heinrich, and K. Kunihiro, "A 2-W GaN-based three-level class-D power amplifier with tunable back-off efficiency," in *IEEE MTT-S Int. Microw. Symp.*, Jun. 2017, pp. 2033–2036.
- [19] G. T. Watkins, "A 3-bit load-pulling digital power amplifier," *Int. J. Microw. Wirel. Technol.*, vol. 13, no. 1, pp. 28–38, Feb. 2021.
- [20] A. Shirvani, D. K. Su, and B. A. Wooley, "A CMOS RF power amplifier with parallel amplification for efficient power control," *IEEE J. Solid-State Circuits*, vol. 37, no. 6, pp. 684–693, Aug. 2002.
- [21] M. M. Ebrahimi, M. Helaoui, and F. M. Ghannouchi, "Delta-sigma-based transmitters: Advantages and disadvantages," *IEEE Microw. Mag.*, vol. 14, no. 1, pp. 68–78, Jan. 2013.
- [22] R. Staszewski, J. Wallberg, S. Rezeq, C.-M. Hung, O. Eliezer, S. Vemulapalli, C. Fernando, K. Maggio, R. Staszewski, N. Barton, M.-C. Lee, P. Cruise, M. Entezari, K. Muhammad, and D. Leipold, "All-digital pll and transmitter for mobile phones," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2469–2482, Dec. 2005.
- [23] T. Soma, S. Hori, A. Wentzel, W. Heinrich, and K. Kunihiro, "A 2-W GaN-based three-level class-D power amplifier with tunable back-off efficiency," in *IEEE MTT-S Int. Microw. Symp.*, Jun. 2017, pp. 2033–2036.
- [24] C. Zhao and R. J. Baxley, "Error vector magnitude analysis for OFDM systems," in *IEEE Conf. Rec. Asilomar Conf. Signals Syst. Comput.* IEEE, Oct. 2006, pp. 1830–1834.
- [25] S. P. Lipshitz, R. A. Wannamaker, and J. Vanderkooy, "Quantization and dither: A theoretical survey," *J. Audio Eng. Soc.*, vol. 40, no. 5, pp. 355–375, May 1992.
- [26] J. Max, "Quantizing for minimum distortion," *IEEE Trans. Inf. Theory*, vol. 6, no. 1, pp. 7–12, Mar. 1960.
- [27] S.-J. Kim, K. Koh, M. Lustig, S. Boyd, and D. Gorinevsky, "An interior-point method for large-scale ℓ_1 -regularized least squares," *IEEE J. Sel. Topics Signal Process.*, vol. 1, no. 4, pp. 606–617, Dec. 2007.
- [28] T. Jiang and Y. Wu, "An overview: Peak-to-average power ratio reduction techniques for OFDM signals," *IEEE Trans. Broadcast.*, vol. 54, no. 2, pp. 257–268, Mar. 2008.
- [29] J. Tellado-Mourelo, "Peak to average power reduction for multicarrier modulation," Ph.D. dissertation, stanford university, 1999.
- [30] J. Ma, M. Nair, G. Watkins, K. Morris, and M. Beach, "Linearity optimisation for multi-bit digital power amplifier," in *IEEE Topical Conference on RF/Microwave Power Amplifiers for Radio and Wireless Applications*. IEEE, Jan. 2022, pp. 72–75.
- [31] E. J. Wilkinson, "An N-way hybrid power divider," *IRE Trans. Microw. Theory Techn.*, vol. 8, no. 1, pp. 116–118, Jan. 1960.
- [32] H.-X. Xu, G.-M. Wang, and K. Lu, "Microstrip rat-race couplers," *IEEE Microw. Mag.*, vol. 12, no. 4, pp. 117–129, May 2011.
- [33] R. Mongia, I. J. Bahl, P. Bhartia, and J. Hong, *RF and microwave coupled-line circuits*. Artech house Norwood, MA, May 1999, vol. 685.
- [34] S. Hu, S. Kousai, and H. Wang, "Antenna impedance variation compensation by exploiting a digital Doherty power amplifier architecture," *IEEE Trans. Microw. Theory Techn.*, vol. 63, no. 2, pp. 580–597, Jan. 2015.
- [35] K. Datta and H. Hashemi, "Watt-level mm-wave power amplification with dynamic load modulation in a SiGe HBT digital power amplifier," *IEEE J. Solid-State Circuits*, vol. 52, no. 2, pp. 371–388, Nov. 2016.
- [36] W. H. Woods, A. Valdes-Garcia, H. Ding, and J. Rascoe, "CMOS millimeter wave phase shifter based on tunable transmission lines," in *IEEE Proc. Cust. Integr. Circuits Conf.*, Sep. 2013, pp. 1–4.
- [37] D. M. Pozar, *Microwave engineering*. John Wiley & Sons, Nov. 2011.
- [38] S. J. Mason, "Feedback theory-some properties of signal flow graphs," *IEEE Proc. IRE*, vol. 41, no. 9, pp. 1144–1156, Sep. 1953.
- [39] S. Mohammad, A. Salvador, and H. Morkoc, "Emerging gallium nitride based devices," *Proc. IEEE*, vol. 83, no. 10, pp. 1306–1355, Oct. 1995.
- [40] W. Shi, S. He, X. Zhu, B. Song, Z. Zhu, G. Naah, and M. Zhang, "Broadband continuous-mode Doherty power amplifiers with noninfinite peaking impedance," *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 2, pp. 1034–1046, Sep. 2018.
- [41] M. Martelius, K. Stadius, J. Lemberg, E. Roverato, T. Nieminen, Y. Antonov, L. Anttila, M. Valkama, M. Kosunen, and J. Ryyänen, "A 30-dBm class-D power amplifier with on/off logic for an integrated tri-phasing transmitter in 28-nm CMOS," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2018, pp. 136–139.
- [42] J. Xia, W. Chen, F. Meng, C. Yu, and X. Zhu, "Improved three-stage Doherty amplifier design with impedance compensation in load combiner for broadband applications," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 2, pp. 778–786, Dec. 2018.
- [43] Y. Cao and K. Chen, "Pseudo-Doherty load-modulated balanced amplifier with wide bandwidth and extended power back-off range," *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 7, pp. 3172–3183, Apr. 2020.
- [44] C. Chu, T. Sharma, S. K. Dhar, R. Darraji, X. Wang, J. Pang, and A. Zhu, "Waveform engineered sequential load modulated balanced amplifier with continuous class-F⁻¹ and class-J operation," *IEEE Trans. Microw. Theory Techn.*, Nov. 2021.
- [45] C. Zhai and K.-K. M. Cheng, "Dual-Mode CMOS RF power amplifier design using a novel reconfigurable single-switch single-inductor balun," *IEEE Trans. Microw. Theory Techn.*, vol. 66, no. 10, pp. 4585–4594, Jun. 2018.
- [46] C. Park, Y. Kim, H. Kim, and S. Hong, "A 1.9-GHz CMOS power amplifier using three-port asymmetric transmission line transformer for a polar transmitter," *IEEE Trans. Microw. Theory Techn.*, vol. 55, no. 2, pp. 230–238, Feb. 2007.
- [47] S. Hu, S. Kousai, J. S. Park, O. L. Chlieh, and H. Wang, "A +27.3dBm transformer-based digital Doherty polar power amplifier fully integrated in bulk CMOS," in *IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2014, pp. 235–238.



Jiteng Ma received the B.E. degree from Beijing University of Posts and Telecommunications and the M.S. degree (distinction) from University of Bristol, where he is currently working towards the Ph.D. degree in electrical engineering. His doctoral research focuses on design high-performance RF power amplifiers and RF related machine learning technologies.



Gautam Jindal received his B.Eng (with Honors) in Electrical and Electronic Engineering from University of Bristol in 2018 and is currently pursuing a Ph.D. degree at the Communications Systems and Networking lab at the University of Bristol funded by Toshiba Research Europe Ltd. His current research lies in Low Complexity Digital-Pre-distortion (DPD) for RF Amplifiers and is looking to solve temperature related issues. His interest lie in non-linear RF device modelling, GaN transistors, reliability concerns and linearization.



Manish Nair received the B.E. degree in electronics and communications engineering from Vivesvaraya Technological University, India, in 2007, the M.S. degree in electrical engineering from The University of Texas at Dallas, in 2010 and the Ph.D. degree in electronic engineering from the University of Kent, in 2019. From 2009 to 2014, he was associated with Nokia Siemens Networks, Skyworks Solutions Inc., Samsung Telecommunications America, and Qualcomm in RF power amplifier design, RF standards, RF systems and RF applications engineering capacities. He is currently a Senior Research Associate with the University of Bristol and an Honorary Research Associate with the University of Kent. He is currently working as a Technical Program Committee (TPC) Member in IEEE Wireless Communication and Networking Conference (WCNC) and IEEE International Communications Conference (ICC).



Tommaso A. Cappello (S'13–M'17) received the Laurea degree (cum laude) in electrical engineering and the Ph.D. degree from the University of Bologna, Italy, in 2013 and 2017, respectively. Between 2017 and 2019, he was a Post-doctoral Research Associate with the Microwave and RF Research Group at the University of Colorado Boulder, CO, USA. Since 2020, he is a Lecturer in Electrical and Communication engineering at the University of Bristol, UK. His current research interests include design and characterization of RF and power elec-

tronic circuits.



Gavin T. Watkins is a member of both the Institute of Engineering Technology (IET) and the European Microwave Association. He received the MEng degree in Electrical and Electronic Engineering in 2000 from the University of Bristol and a PhD from the same institution in 2003 on the topic of Wideband Feedforward Amplifiers for Software defined Radios. In 2008 he joined Toshiba Research Europe Limited where he is currently the lead for the Analogue and Digital Systems Programme. He is also the vice chair for the IET RF and Microwave Technical

Network and is a regular IET and IEEE reviewer. His research interests include linear power amplifiers, high efficiency system architectures, analogue circuitry, active gate drivers for power electronics, device characterization, 3D printing for RF and Full Duplex communications systems.



Kevin Morris received the B.Eng. and Ph.D. degrees in electronics and communications engineering from the University of Bristol, Bristol, U.K., in 1995 and 1999 respectively. He currently is a full professor and heads the CSN research group in the Department of Electrical and Electronic Engineering, University of Bristol. Currently, he is involved with a number of research programs within the U.K. He has authored or co-authored 100 academic papers and is the joint author of five patents. His research interests are principally in looking at methods of reducing

power consumption in communications systems, including the area of radio frequency hardware design with specific interest in the design of efficient linear broadband power amplifiers for use within future communications systems



Mark Beach has over 35 years of experience in physical layer wireless research including spread spectrum; adaptive and smart antennas for capacity and range extension in wireless networks; MIMO aided connectivity for through-put and spectrum efficiency enhancement; millimetre wave technology, as well as secure, robust and frequency agile radio frequency technologies, including simultaneous transmit and receiver (STAR) technologies. He leads the delivery of the UKRI/EPSC SWAN Prosperity Partnership in Secure Wireless Agile Networks,

Expert Panel Member to DCMS on 6G, is a Co-Director of CDT in Communications, and also the School Research Impact Director. Mark is a co-founder of the Cambridge based company, ForeFrontRF, creating frequency agile technology to replace fixed frequency SAW and BAR components commonplace in all cellular phone technology.