figshare
Browse
pone.0252755.g001.tif (97.97 kB)

Diagram of the bottleneck residual block and Non-bt-1D module, where w0 denotes the number of channels in the upper layer output and w denotes the number of channels in the input.

Download (97.97 kB)